REVISED DECEMBER 1983

- **Package Options Include Plastic and** Ceramic DIPs
- **Dependable Texas Instruments Quality** and Reliability

description

These monolithic, edge-triggered J-K flip-flops feature gated inputs, direct clear and preset inputs, and complementary Q and \overline{Q} outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse, and after the clock input threshold voltage has been passed, the gated inputs are locked out.

These flip-flops are ideally suited for medium-to-highspeed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

The SN5470 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}.$ The SN7470 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	IN	OUT	UTS						
PRE	CLR	CLK	J	к	٥	ā			
L	н	L	х	x	н	L			
н	L	L	х	х	L	н			
L	L	х	х	х	L†	LŤ			
н	н	t	L	L	Q0	Q0			
н	н	t	н	L	н	L			
н	н	t	L	н	L	н			
н	н	t	н	н	TOGGLE				
н	н	L	х	х	Q ₀ .	00			

If inputs J and K are not used, they must be grounded. Preset or clear function can occur only when the clock input is low.

†This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

SN5470	JPACKAGE
SN7470	J OR N PACKAGE
(ТС	OP VIEW)
	_

мс□	1	U 14	þvcc
	2	13	PRE
J1 🗆	3	12	₽с∟к
J2	4	11	🛛 К2
ΠĽ	5	10]к1
٥Ľ	6	9	þκ
GND	7	8	þα

SN5470 ... W PACKAGE (TOP VIEW)

	_			
к₁Ц	1	U 14	þ	К2
CLK	2	13	þ	ĸ
PRE	3	12	þ	Q
Vcc□	4	11	þ	GND
CLR	5	10	Þ	ō
NC	6	9	Þ	J
J1	7	8	Þ	J2
	_			

NC - No internal connection



Pin numbers shown are for J and N packages only.

positive logic

logic symbol

J = J1 · J2 · J $K = K1 \cdot K2 \cdot \overline{K}$



PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



3-267

logic diagram





schematics of input and outputs







3-268

3

TTL DEVICES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage	
Operating free-air temperature: SN5470	
SN7470	0°C to 70°C
Storage temperature range	

NOTE 1: All voltage values are with respect to network ground terminal.

recommended operating conditions

[· · ·			SN5470			SN7470		
				MIN	NOM	MAX	MIN	NOM	МАХ	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage			2			2			v
VIL	Low-level input voltage					0.8			0.8	^v
ЮН	High-level output current					- 0.4			- 0.4	mA
IOL	Low-level output current					16			16	mA
	Pulse duration	CLK high	_	20			20			
tw		CLK low		30			30			ns
		PRE or CLR low		25			25			_
t _{su}	Setup time before CLK 1			20			20			ns
th	Hold time-Data after CLK↑			5			5		· · · · · · · · · · · · · · · · · · ·	ns
Τ _A	Operating free-air temperature			- 55	-	125	0		70	°C

†↓The arrow indicates the edge of the clock pulse used for reference: ↑for the rising edge, ↓ for the falling edge.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN5470			SN7470		
				MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
VIK		V _{CC} = MIN,	lı = — 12 mA			- 1.5			- 1.5	V
∨он		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{1H} = 2 V, I _{OH} = - 0.4 mA	2.4	3.4		· 2.4	3.4	1	v
Vo∟		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
4		V _{CC} = MAX,	V1 = 5.5 V			1			1	mA
	PRE or CLR					80			80	
ЧН	All other	VCC = MAX,	V = 2.4 V			40			40	ļ <u>"</u> ^
	PRE or CLR*		V ₁ = 0.4 V			- 3.2			- 3.2	
կե	All other	VCC = MAX,				- 1.6			- 1.6	1 ^{mA}
loss		V _{CC} = MAX		- 20		- 57	- 18		- 57	mA
l'cc		V _{CC} = MAX,	See Note 2		13	26		13	26	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time.

*Clear is tested with preset high and preset is tested with clear high.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is at 4.5 V.



TTL DEVICES

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	UNIT
fmax				20	35		MHz
^t PLH	PPE of CLP	0 0 0				50	'ns
^t PHL			R _L = 400 Ω, C _L = 15 pF			50	ns
tPLH	CLK	0 0			27	50	ns
^t PHL	ULK	u or u			18	50	ns

 $\$ f_{max} = maximum clock frequency; tp_{LH} = propagation delay time, low-to-high level output; tp_{HL} = propagation delay time, high-to-low level output. NOTE 3: See General Information Section for load circuits and voltage waveforms.



3-270