inte



8289 BUS ARBITER

- Provides Multi-Master System Bus Protocol
- Synchronizes 8086/8088 Processors With Multi-Master Bus
- Provides Simple Interface With 8288 Bus Controller
- Four Operating Modes For Flexible System Configuration
- Compatible with Intel Bus Standard MULTIBUS[™]
- Provides System Bus Arbitration For 8089 IOP In Remote Mode

The Intel 8289 Bus Arbiter is a 20-pin, 5-volt-only bipolar component for use with medium to large 8086/8088 multimaster/multiprocessing systems. The 8289 provides system bus arbitration for systems with multiple bus masters, such as an 8086 CPU with 8089 IOP in its REMOTE mode, while providing bipolar buffering and drive capability.






Figure 3. Functional Pinout.

FUNCTIONAL DESCRIPTION

The 8289 Bus Arbiter operates in conjunction with the 8288 Bus Controller to interface 8086/8088/8089 processors to a multi-master system bus (both the 8086 and 8088 are configured in their max mode). The processor is unaware of the arbiter's existence and issues commands as though it has exclusive use of the system bus. If the processor does not have the use of the multimaster system bus, the arbiter prevents the Bus Controller (8288), the data transceivers and the address latches from accessing the system bus (e.g. all bus driver outputs are forced into the high impedance state). Since the command sequence was not issued by the 8288, the system bus will appear as "Not Ready" and the processor will enter wait states. The processor will remain in Wait until the Bus Arbiter acquires the use of the multimaster system bus whereupon the arbiter will allow the bus controller, the data transceivers, and the address latches to access the system. Typically, once the command has been issued and a data transfer has taken place, a transfer acknowledge (XACK) is returned to the processor to indicate "READY" from the accessed slave device. The processor then completes its transfer cycle. Thus the arbiter serves to multiplex a processor (or bus master) onto a multi-master system bus and avoid contention problems between bus masters.

ARBITRATION BETWEEN BUS MASTERS


In general, higher priority masters obtain the bus when a lower priority master completes its present transfer cycle. Lower priority bus masters obtain the bus when a higher priority master is not accessing the system bus. A strapping option (ANYRQST) is provided to allow the arbiter to surrender the bus to a lower priority master as though it were a master of higher priority. If there are no other bus masters requesting the bus, the arbiter maintains the bus so long as its processor has not entered the HALT State. The arbiter will not voluntarily surrender the system bus and has to be forced off by another master's bus request, the HALT State being the only exception. Additional strapping options permit other modes of operation wherein the multi-master system bus is surrendered or requested under different sets of ts Decilication, Some lect to change. conditions.

PRIORITY RESOLVING TECHNIQUES


Since there can be many bus masters on a multi-master system bus, some means of resolving priority between bus masters simultaneously requesting the bus must be provided. The 8289 Bus Arbiter provides several resolving techniques. All the techniques are based on a priority concept that at a given time one bus master will have priority above all the rest. There are provisions for using parallel priority resolving techniques, serial priority resolving techniques, and rotating priority techniques.

Parallel Priority Resolving

The parallel priority resolving technique uses a separate bus request line (BREQ) for each arbiter on the multimaster system bus, see Figure 4. Each BREQ line enters into a priority encoder which generates the binary address of the highest priority BREQ line which is active. The binary address is decoded by a decoder to select the corresponding BPRN (Bus Priority In) line to be returned to the highest priority requesting arbiter. The arbiter receiving priority (BPRN true) then allows its associated bus master onto the multi-master system bus as soon as it becomes available (i.e., the bus is no longer busy). When one bus arbiter gains priority over another arbiter it cannot immediately seize the bus, it must wait until the present bus transaction is complete. Upon completing its transaction the present bus occupant recognizes that it no longer has priority and surrenders the bus by releasing BUSY. BUSY is an active low "OR" tied signal line which goes to every bus arbiter on the system bus. When BUSY goes inactive (high), the arbiter which presently has bus priority (BPRN true) then seizes the bus and pulls BUSY low to keep other arbiters off of the bus. See waveform timing diagram, Figure 5.









Note that all multi-master system bus transactions are synchronized to the bus clock (BCLK). This allows the parallel priority resolving circuitry or any other priority resolving scheme employed to settle.

Serial Priority Resolving


The serial priority resolving technique eliminates the need for the priority encoder-decoder arrangement by daisy-chaining the bus arbiters together, connecting the higher priority bus arbiter's BPRO (Bus Priority Out) output to the BPRN of the next lower priority. See Figure 6.

Rotating Priority Resolving

The rotating priority resolving technique is similar to that of the parallel priority resolving technique except that priority is dynamically re-assigned. The priority encoder is replaced by a more complex circuit which rotates priority between requesting arbiters thus allowing each arbiter an equal chance to use the multi-master system bus, over time.

WHICH PRIORITY RESOLVING TECHNIQUE TO USE

There are advantages and disadvantages for each of the techniques described above. The rotating priority resolving technique requires substantial external logic to implement while the serial technique uses no external logic but can accommodate only a limited number of bus arbiters before the daisy-chain propagation delay exceeds the multi-master's system bus clock (BCLK). The parallel priority resolving technique is in general a good compromise between the other two techniques. It allows for many arbiters to be present on the bus while not requiring too much logic to implement.



THE NUMBER OF ARBITERS THAT MAY BE DAISY-CHAINED TOGETHER IN THE SERIAL PRIORITY RESOLVING SCHEME IS A FUNCTION OF BCLK AND THE PROPA-GATION DELAY FROM ARBITER TO ARBITER. NORMALLY, AT 10 MHz ONLY 3 ARBI-TER MAY BE DAISY-CHAINED.

Figure 6. Serial Priority Resolving.

8289 MODES OF OPERATION

There are two types of processors in the 8086 family. An Input/Output processor (the 8089 IOP) and the 8086/8088 CPUs. Consequently, there are two basic operating modes in the 8289 bus arbiter. One, the IOB (I/O Peripheral Bus) mode, permits the processor access to both an I/O Peripheral Bus and a multi-master system bus. The second, the RESB (Resident Bus mode), permits the processor to communicate over both a Resident Bus and a multi-master system bus. An I/O Peripheral Bus is a bus where all devices on that bus, including memory, are treated as I/O devices and are addressed by I/O commands. All memory commands are directed to another bus, the multi-master system bus. A Resident Bus can issue both memory and I/O commands, but it is a distinct and separate bus from the multi-master system bus. The distinction is that the Resident Bus has only one master, providing full availability and being dedicated to that one master.

The IOB strapping option configures the 8289 Bus Arbiter into the IOB mode and the strapping option RESB configures it into the RESB mode. It might be noted at this point that if both strapping options are strapped false, the arbiter interfaces the processor to a multimaster system bus only (see Figure 7). With both options strapped true, the arbiter interfaces the processor to a multi-master system bus, a Resident Bus, and an I/O nog à lin Bus.

In the IOB mode, the processor communicates and con-In the IOB mode, the processor communicates when trols a host of peripherals over the Peripheral Bus? When the system and to communicate with system and the communicate with system. memory, it does so over the system memory bus. Figure 8 shows a possible I/O Processor system configuration.

The 8086 and 8088 processor can communicate with a Resident Bus and a multi-master system bus. Two bus controllers and only one Bus Arbiter would be needed in such a configuration as shown in Figure 9. In such a system configuration the processor would have access to memory and peripherals of both busses. Memory mapping techniques are applied to select which bus is to be accessed. The SYSB/RESB input on the arbiter serves to instruct the arbiter as to whether or not the system bus is to be accessed. The signal connected to SYSB/RESB also enables or disables commands from one of the bus controllers.

A summary of the modes that the 8289 has, along with its response to its status lines inputs, is summarized in Table 1.

*In some system configurations it is possible for a non-I/O Processor to have access to more than one Multi-Master System Bus, see 8289 Application Note.

| | Status Lines From 8086 or 8088 or 8089 | | | | | ode) Oniy RESB = High | IOB Mode IOB = Low F | RESB Mode RESB = High | Single <u>Bus Mode</u> IOB = High RESB = Low |
|----------|---|----|----|-----------|------------------|--------------------------|-------------------------|--------------------------|---|
| | S 2 | 51 | SO | IOB = Low | SYSB/RESB = High | SYSB/RESB = Low | SYSB/RESB = High | SYSB/RESB = Low | |
| 1/0 | 10 | 0 | 0 | × | - | x | x | x | - |
| COMMANDS | {0 | 0 | 1 | × | - | x | . X | x x | - |
| COMMANDS | lo | 1 | 0 | × | - | x | x | x | - |
| HALT | 0 | 1 | 1 | × | × | X | x | x | × |
| МЕМ | (1 | 0 | 0 | - | - | x | ~ | x | - |
| COMMANDS | {1 | 0 | 1 | - | - | x | - | x | - |
| COMMANDS | l 1 | 1 | 0 | - | - | x | ~ | x | - |
| IDLE | 1 | 1 | 1 | × | × | x | x | x | × |
| | | | | | | | | | |

NOTES:

1. X = Multi-Master System Bus is allowed to be Surrendered.

2. r = Multi-Master System Bus is Requested.

| | Pin | Multi-Master System Bus | | | | |
|---------------------------------|---------------------------|---|---|--|--|--|
| Mode | Strapping | Requested** | Surrendered* | | | |
| Single Bus Multi-Master Mode | IOB = High RESB = Low | Whenever the processor's status lines go active | HLT + TI • CBRQ + HPBRQ [†] | | | |
| RESB Mode Only | IOB = High RESB = High | SYSB/RESB = High • ACTIVE STATUS | (SYSB/RESB = Low + TI) • CBRQ + HLT + HPBRQ | | | |
| IOB Mode Only | IOB = Low RESB = Low | Memory Commands | (I/O Status + TI) ◆ CBRQ + HLT + HPBRQ | | | |
| IOB Mode RESB Mode | IOB = Low RESB = High | (Memo <u>ry Co</u> mmand) • (SYSB/RESB = High) | ((I/O Status Commands) + SYSB/RESB = LOW)) • CBR + HPBRQ [†] + HLT | | | |

NOTES:

*LOCK prevents surrender of Bus to any other arbiter, CRQLCK prevents surrender of Bus to any lower priority arbiter.

** Except for HALT and Passive or IDLE Status.


[†]HPBRQ, Higher priority Bus request or $\overline{BPRN} = 1$.


3. + is read as "OR" and • as "AND."

1. IOB Active Low. 2. RESB Active High 4. TI = Processor Idle Status S2, S1, S0 = 111

5. HLT = Processor Halt Status S2, S1, S0 = 011

Table 1. Summary of 8289 Modes, Requesting and Relinquishing the Multi-master system bus.








Figure 8. Typical Medium Complexity IOB System.

8289 Perametric Intils is not a tinal specification some




Figure 9. 8289 Bus Arbiter Shown in System-Resident Bus Configuration.

PIN DEFINITIONS

| | | | .89 | | |
|------------------------|-----|---|-----------|-----|---|
| PIN DEF | INI | TIONS | | | Function Function some amount of the processor performs a memory commands and is requested to a some amount of the processor performs a memory command latercurve company. |
| Name | I/O | Function | Name | I/O | Function |
| V _{CC} | | $+5V$ supply $\pm 10\%$ | | | ming IO commands and is requested |
| GND <u>50,51,52</u> | ł | Ground STATUS INPUT PINS: These pins are the status input pins from an 8086, 8088 or 8089 processor. The 8289 decodes these pins to initiate bus re- | | 0 | are assumed as coming from the peripheral bus and are treated as would be an IO command. |
| | | quest and surrender actions. (See Table 1) | AEN | 0 | ADDRESS ENABLE. AEN is the output of the 8289 Arbiter to the processor's |
| CLK | I | CLOCK: This is the clock from the 8284 clock chip and serves to establish when bus arbiter actions are initiated | | | address latches, to the 8288 Bus Con- troller and 8284 Clock Generator. AEN serves to instruct the Bus Controller and address latches when to tri-state their output drivers. |
| LOCK | I | LOCK: LOCK is a processor generated signal which when activated (low) serves to prevent the arbiter from sur- rendering the multi-master system bus to any other bus arbiter, regardless of its priority. | SYSB/RESB | 1 | SYSTEM BUS/RESIDENT BUS: SYSB/RESB is an input signal when the arbiter is configured in the S.R. Mode (RESB is strapped high) which serves to determine when the multi- |
| CRQLCK | I | COMMON REQUEST LOCK: CRQLCK is an active low signal which serves to prevent the arbiter from surrendering the multi-master system bus to any other bus arbiter requesting the bus through the CBRQ input pin. | | | master system bus is requested and when the multi-master system bus sur- rendering is permitted. The signal is in- tended to originate from some form of address mapping circuitry such as a decoder or PROM attached to the resi- dent address bus. Signal transitions |
| RESB | | RESB: RESIDENT BUS is a strapping option to configure the arbiter to operate in systems having both a multi-master system bus and a Resi- dent Bus. When it is strapped high the multi-master system bus is requested or surrendered as a function of the SYSB/RESB input pin. When it is strapped low the SYSB/RESB input is ignored. | | | and glitches are permitted on this pin from \emptyset 1 of T4 to \emptyset 1 to T2 of the pro- cessor cycle. During the period from \emptyset 1 of T2 to \emptyset 1 of T4 only clean transi- tions are permitted on this pin (no glitches). If a glitch does occur the ar- biter may capture or miss it, and the multi-master system bus may be re- quested or surrendered, depending upon the state of the glitch. The arbiter |
| ANYRQST | I | ANY REQUEST: ANYRQST is a strap- ping option which permits the multi- master system bus to be surrendered to a lower priority arbiter as though it were an arbiter of higher priority (i.e., when a lower priority arbiter requests | | | requests the multi-master system bus in the S.R. Mode when the state of the SYSB/RESB pin is high and permits the bus to be surrendered when this pin is low. |
| | | the use of the multi-master system bus, the bus is surrendered as soon as it is possible). Strapping CBRQ low and ANYRQST high forces the 8289 ar- biter to surrender the multi-master system bus after each transfer cycle. | CBRQ | 1/0 | COMMON BUS REQUEST: CBRQ is an input signal which serves to instruct the arbiter if there are any other ar- biters of lower priority requesting the use of the multi-master system bus. The CBRQ pins (open-collector output) |
| IOB | ł | Note that when surrender occurs BREQ is driven false (high). IO BUS: IOB is a strapping option which configures the 8289 Arbiter to | | | of all the 8289 Bus Arbiters which are to surrender the multi-master system bus upon request are connected together. |
| | | operate in systems having both an IO Bus (Peripheral Bus) and a multi- master system bus. The arbiter re- quests and surrenders the use of the multi-master system bus as a function of the status line, S2. The multi-master system bus is permitted to be sur- rendered while the processor is perfor- | | | The Bus Arbiter running the current transfer cycle will not itself pull the CBRQ line low. Any other arbiter con- nected to the CBRQ line can request the multi-master system bus. The ar- biter presently running the current transfer cycle drops its BREQ signal and surrenders the bus whenever the |

PIN DEFINITIONS (Cont'd)

| | | 8: | 289 | | PRA |
|--------|-------|--|------|-----|---|
| PIN DE | FINIT | IONS (Cont'd) | | | Function Function indicates to the |
| Name | I/O | Function | Name | I/O | Function Stress Inter State |
| ĪNIT | I | proper surrender conditions exist. Strapping CBREQ low and ANYRQST high allows the multi-master system bus to be surrendered after each transfer cycle. See the pin definition of ANYRQST. INITIALIZE: INIT is an active low multi- master system bus input signal which is used to reset all the bus arbiters on the multi-master system bus. After in- itialization, no arbiters have the use of | BPRO | Ū | arbiter that it is the highest priority reaction of the bus. The loss of BPRN instructs the arbiter that it has loss priority to a higher priority arbiter. BUS PRIORITY OUT: BPRO is an active low output signal which is used in the serial priority resolving scheme where BPRO is daisy chained to BPRN of the next lower priority arbiter. |
| BCLK | I | the multi-master system bus. BUS CLOCK: BCLK is the multi-master system bus clock to which all multi- master system bus interface signals are synchronized. | BUSY | 1/0 | BUSY: BUSY is an active low open col- lector multi-master system bus inter- face signal which is used to instruct all the arbiters on the bus when the multi-master system bus is available. |
| BREQ | - | BUS REQUEST: BREQ is an active low output signal in the parallel Priority Resolving Scheme which the arbiter activates to request the use of the multi-master system bus. | | | When the multi-master system bus is available the highest requesting ar- biter (determined by BPRN) seizes the bus and pulls BUSY low to keep other arbiters off of the bus. When the ar- biter is done with the bus it releases |
| BPRN | | BUS PRIORITY IN: BPRN is the active low signal returned to the arbiter to in- struct it that it may acquire the multi- master system bus on the next falling | | | the BUSY signal permitting it to go high and thereby allowing another ar- biter to acquire the multi-master system bus. |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias0°C to 70°C | |
|---|--|
| Storage Temperature – 65°C to + 150°C | |
| All Output and Supply Voltages – 0.5V to + 7V | |
| All Input Voltages – 1.0V to + 5.5V | |
| Power Dissipation 1.5 Watt | |


COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR THE 8289

| CONDITIONS: | $T_A = 0^{\circ}$ | to 70°C, | $V_{CC} = 5V$ | ± 10% |
|-------------|-------------------|----------|---------------|-------|
|-------------|-------------------|----------|---------------|-------|

| Symbol | Parameter | Min. | Max. | Units | Test Condition |
|-----------------|---|-------------|----------------------|-------------|--|
| V _C | Input Clamp Voltage | | - 1.0 | V | $V_{CC} = 4.50V, I_{C} = -5 \text{ mA}$ |
| lF | Input Forward Current | | - 0.5 | mA | $V_{CC} = 5.50V, V_F = 0.45V$ |
| IR | Reverse Input Leakage Current | | 60 | μA | $V_{\rm CC} = 5.50, V_{\rm R} = 5.50$ |
| V _{OL} | Output Low Voltage BUSY, CBRQ AEN BPRO, BREQ | | 0.45 0.45 0.45 | v v v | $I_{OL} = 20 \text{ mA}, C_L = 250 \text{ pF 1})$ $I_{OL} = 16 \text{ mA}, C_L = 100 \text{ pF 2})$ $I_{OL} = 10 \text{ mA}, C_L = 60 \text{ pF 3})$ |
| V _{OH} | Output High Voltage BUSY, CBRQ | Dpen Collec | tor | | |
| | All Other Outputs | 2.4 | | V | I _{OH} = 400 μA |
| Icc | Power Supply Current | | 165 | mA | |
| V _{IL} | Input Low Voltage | | .8 | V | |
| V _{IH} | Input High Voltage | 2.0 | | V | |
| Cin Status | Input Capacitance | | 25 | pF | annes ann anns an anns |
| Cin (Others) | Input Capacitance | | 12 | pF | |

TEST CIRCUITS:



A.C. CHARACTERISTICS FOR THE 8289

| | | 8289 | | P | |
|--------|---|----------------------|--|---------------|--|
| | CTERISTICS FOR THE 8289 : $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to 70 °C ents | | | Parametric in | i la nor a linar apech bils are subject to ch |
| Symbol | Parameter | Min. | Max. | Unit |] |
| TCLCL | CLK Cycle Period | 125 | | ns | |
| TCLCH | CLK Low Time | 65 | | ns | |
| TCHCL | CLK High Time | 35 | | ns | |
| TSVCH | Status Active Setup | 65 | TCLCL-10 | ns | |
| TSHCL | Status Inactive Setup | 50 | TCLCL-10 | ns | |
| тнусн | Status Active Hold | 10 | | ns | |
| THVCL | Status Inactive Hold | 10 | - | ns | |
| TBYSBL | BUSY∱JSetup to BCLK↓ | 20 | anananan atau atau atau atau atau atau a | ns | |
| TCBSBL | CBRQ [↑] ↓Setup to BCLK↓ | 20 | | ns | |
| TBLBL | BCLK Cycle Time | 100 | | ns | |
| TBHCL | BCLK High Time | 30 | .65[TBLBL] | ns |] |
| TCLLL1 | LOCK Inactive Hold | 20 | | ns |] |
| TCLLL2 | LOCK Active Setup | 40 | | ns | 1 |
| TPNBL | BPRN↓↑to BCLK Setup Time | 15 | | ns | 1 |
| TCLSR1 | SYSB/RESB Setup | 0 | | ns | 1 |
| TCLSR2 | SYSB/RESB Hold | 20 | | ns | |
| τινιμ | Initialization Pulse Width | 3 TBLBL + 3 TCLCL | | ns | 1 |


Timing Responses


| Symbol | Parameter | Min. | Max. | Unit | Loading |
|--------|--------------------------------------|------|------|------|---------|
| TBLBRL | BCLK to BREQ Delay∔↑ | | 35 | ns | |
| TBLPOH | BCLK to BPRO↓↑ (See Note 1) | | 40 | ns | |
| TPNPO | BPRN∔tto BPRO∔tDelay (See Note 1) | | 25 | ns | |
| TBLBYL | BCLK to BUSY Low | | 60 | ns | |
| TBLBYH | BCLK to BUSY Float (See Note 2) | | 35 | ns | |
| TCLAEH | CLK to AEN High | | 65 | ns | |
| TBLAEL | BCLK to AEN Low | | 40 | ns | |
| TBLCBL | BCLK to CBRQ Low | | 60 | ns | |
| TBLCBH | BCLK to CBRQ Float (See Note 2) | | 35 | ns | |

↓↑ Denotes that spec applies to both transitions of the signal.

NOTE 1: BCLK generates the first BPRO wherein subsequent BPRO changes lower in the chain are generated through BPRN. NOTE 2: Measured at .5V above GND.

INITIALIZATION: (INIT can be either pulsed or held low through power up)





ADDITIONAL NOTES:

The signals related to CLK are typical processor signals, and do not relate to the depicted sequence of events of the signals referenced to BCLK. The signals shown related to the BCLK represent a hypothetical sequence of events for illustration. Assume 3 bus arbiters of priorities 1, 2 and 3 configured in serial priority resolving scheme as shown in Figure 6. Assume arbiter 1 has the bus and is holding busy low. Arbiter #2 detects its processor wants the bus and pulls low BREQ#2. If BPRN#2 is high (as shown), arbiter #2 will pull low CBRQ line. CBRQ signals to the higher priority arbiter #1 that a lower priority arbiter wants the bus. [A higher priority arbiter would be granted BPRN when it makes the bus request rather than having to wait for another arbiter to release the bus through CBRQ].** Arbiter #1 will relinquish the multi-master system bus when it enters a state not requiring it (see Table 1), by lowering its BPRO#1 (tied to BPRN#2) and releasing BUSY. Arbiter #2 now sees that it has priority from BPRN#2 being low and releases CBRQ. As soon as BUSY signifies the bus is available (high), arbiter #2 pulls BUSY low on next falling edge of BCLK. Note that if arbiter #2 didn't want the bus at the time it received priority, it would pass priority to the next lower priority arbiter by lowering its BPRO #2 [TPNPO].

**Note that even a higher priority arbiter which is acquiring the bus through BPRN will momentarily drop CBRQ until it has acquired the bus.