

# **Product Specification**

January 1989

# Z8410/Z84C10 NMOS/CMOS Z80<sup>®</sup> DMA Direct Memory Access Controller

### FEATURES


- Transfers, searches, and search/transfers in Byte-at-a-Time, Burst, or Continuous modes. Cycle length and edge timing can be programmed to match the speed of any port.
- Dual port addresses (source and destination) generated for memory-to-I/O, memory-to-memory, or I/O-to-I/O operations. Addresses may be fixed or automatically incremented/decremented.
- Next-operation loading without disturbing current operations via buffered starting-address registers. An entire previous sequence can be repeated automatically.
- Extensive programmability of functions. CPU can read complete channel status.
- NMOS version for high cost performance solutions


- CMOS version for the designs requires low power consumption
- NMOS Z0841004 4MHz
- CMOS Z84C1006 DC 4 MHz to 6.17 MHz, Z84C1008 - DC to 8 MHz
- 6 MHz version supports 6.144 MHz CPU clock operation clock.
- Standard Z80 Family bus-request and prioritized interrupt-request daisy chains implemented without external logic. Sophisticated, internally modifiable interrupt vectoring.
- Direct interfacing to system buses without external logic.


### **GENERAL DESCRIPTION**


The Z80 DMA (Direct Memory Access), hereafter referred to as Z80 DMA or DMA, is a powerful and versatile device for controlling and processing transfers of data. Its basic

function of managing CPU-independent transfers between two ports is augmented by an array of features that optimize transfer speed and control with little or no external logic in systems using an 8- or 16-bit data bus and a 16-bit address bus.










,







Transfers can be done between any two ports (source and destination), including memory-to-I/O, memory-to-memory, and I/O-to-I/O. Dual port addresses are automatically generated for each transaction and may be either fixed or incrementing/decrementing. In addition, bit-maskable byte searches can be performed either concurrently with transfers or as an operation in itself.

The Z80 DMA contains direct interfacing to, and independent control of, system buses, as well as

#### **FUNCTIONAL DESCRIPTION**

**Classes of Operation.** The Z80 DMA has three basic classes of operation:

- Transfers of data between two ports (memory or I/O peripheral)
- Searches for a particular 8-bit maskable byte at a single port in memory or an I/O peripheral
- Combined transfers with simultaneous search between two ports

Figure 4 illustrates the basic functions served by these classes of operation.

sophisticated bus and interrupt controls. Many programmable features, including variable cycle timing and auto-restart, minimize CPU software overhead. They are especially useful in adapting this special-purpose transfer processor to a broad variety of memory, I/O and CPU environments.

The Z80 DMA is packaged in a 40-pin plastic or Cerdip DIP, or 44-pin PCC. It uses a single +5V power supply and the standard Z80 Family single-phase clock.

During a transfer, the DMA assumes control of the system address and data buses. Byte by byte, data is read from one addressable port and written to the other addressable port. The ports may be programmed to be either system main memory or peripheral I/O devices. Thus, a block of data may be written from one peripheral to another, from one area of main memory to another, or from a peripheral to main memory and vice versa.


During a search-only operation, data is read from the source port and compared byte by byte with a DMA-internal register containing a programmable match byte. This match byte may optionally be masked so that only certain bits within the match byte are compared. Search rates up to 2M bytes per second can be obtained with the 4 MHz Z80 DMA.

In combined searches and transfers, data is transferred between two ports while simultaneously searching for a bit-maskable byte match.

Data transfers or searches can be programmed to stop, or interrupt, under various conditions. In addition, CPU-readable status bits can be programmed to reflect the condition.

**Modes of Operation.** The Z80 DMA can be programmed to operate in one of three transfer and/or search modes:

Byte-at-a-Time: data operations are performed one byte at a time. Between each byte operation the system buses are released to the CPU. The buses are requested again for each succeeding byte operation.






Figure 3. Typical Z80 Environment

- Burst: data operations continue until a port's Ready line to the DMA goes inactive. The DMA then stops and releases the system buses after completing its current byte operation.
- Continuous: data operations continue until the end of the programmed block of data is reached before the system buses are released. If a port's Ready line goes inactive before this occurs, the DMA simply pauses until the Ready line comes active again.

In all modes, once a byte of data is read into the DMA, the operation on the byte will be completed in an orderly fashion, regardless of the state of other signals (including a port's Ready line).

Due to the DMA's high-speed buffered method of reading data, operations on one byte are not completed until the next byte is read in. This means that total transfer or search block lengths must be two or more bytes, and that block lengths programmed into the DMA must be one byte less than the desired block length (count is N-1 where N is the block length).

**Commands and Status.** The Z80 DMA has several writable control registers and readable status registers available to the CPU. Control bytes can be written to the DMA whenever the DMA is not controlling the system buses, but the act of writing a control byte to the DMA disables the DMA until it is again enabled by a specific command. Status bytes can also be read at any such time, but writing the Read Status Byte command or the Initiate Read Sequence command disables the DMA.

Control bytes to the DMA include those which affect immediate command actions such as enable, disable, reset, load starting-address buffers, continuer clear counters, and clear status bits. In addition, many mode-setting control bytes can be written, including mode and class of operation, port configuration, starting addresses, block length, address counting rule, match and match-mask byte, interrupt conditions, interrupt vector, status-affects-vector condition, pulse counting, auto restart, Ready-line and Wait-line rules, and read mask.

Readable status registers include a general status byte reflecting Ready-line, end-of-block, byte-match, and interrupt conditions, as well as 2-byte registers for the current byte count, Port A address, and Port B address.

**Variable Cycle.** The Z80 DMA has the unique feature of programmable operation-cycle length. This is valuable in tailoring the DMA to the particular requirements of other system components (fast or slow) and maximizes the data-transfer rate. It also eliminates external logic for signal conditioning.

There are two aspects to the variable cycle feature. First, the entire read and write cycles (periods) associated with the source and destination ports can be independently programmed as 2, 3, or 4 T-cycles long (more if Wait cycles are used), thereby increasing or decreasing the speed with which all DMA signals change (Figure 5).

Second, the four signals in each port specifically associated with transfers of data (I/O Request, Memory Request, Read and Write) can each have its active trailing edge terminated one-half T-cycle early. This adds a further dimension of flexibility and speed, allowing such things as shorter-than-normal Read or Write signals that go inactive before data starts to change.

Address Generation. Two 16-bit addresses are generated by the Z80 DMA for every transfer operation, one address for the source port and another for the destination port. Each address can be either variable or fixed. Variable addresses can increment or decrement from the programmed starting address. The fixed-address capability eliminates the need for separate enabling wires to I/O ports.

Port addresses are multiplexed onto the system address bus, depending on whether the DMA is reading the source port or writing to the destination port. Two readable address counters (2 bytes each) keep the current address of each port.

**Auto Restart.** The starting addresses of either port can be reloaded automatically at the end of a block. This option is selected by the Auto Restart control bit. The byte counter is cleared when the addresses are reloaded.

The Auto Restart feature relieves the CPU of software overhead for repetitive operations such as CRT refresh and many others. Moreover, when the CPU has access to the buses during byte-at-a-time or burst 'transfers, different starting addresses can be written into buffer registers during transfers, causing the Auto Restart to begin at a new location.

**Interrupts.** The Z80 DMA can be programmed to interrupt the CPU on four conditions:

- Interrupt on Ready (before requesting bus)
- Interrupt on Match
- Interrupt on End of Block
- Interrupt on Match and End of Block

Any of these interrupts causes an interrupt-pending status bit to be set, and each of them can optionally alter the DMA's interrupt vector. Due to the buffered constraint mentioned under "Modes of Operation," interrupts on Match at End of Block are caused by matches to the byte just prior to the last byte in the block.




Figure 5. Variable Cycle Length

The DMA shares the Z80 Family's elaborate interrupt scheme, which provides fast interrupt service in real-time applications. In a Z80 CPU environment, the DMA passes its internally modifiable 8-bit interrupt vector to the CPU, which adds an additional eight bits to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself. In this process, CPU control is transferred directly to the interrupt routine, so that the next instruction executed after an interrupt acknowledge is the first instruction of the interrupt routine itself.

### **PIN DESCRIPTION**

 $\textbf{A_{0}-A_{15}}.$  System Address Bus (output, 3-state). Addresses generated by the DMA are sent to both source and destination ports (main memory or I/O peripherals) on these lines.

**BAI.** Bus Acknowledge In (input, active Low). Signals that the system buses have been released for DMA control. In multiple-DMA configurations, the BAI pin of the highest priority DMA is normally connected to the Bus Acknowledge pin of the CPU. Lower-priority DMAs have their BAI connected to the BAO of a higher-priority DMA.

**BAO.** Bus Acknowledge Out (output, active Low). In a multiple-DMA configuration, this pin signals that no other higher-priority DMA has requested the system buses. BAI and BAO form a daisy chain for multiple-DMA priority resolution over bus control.

**BUSREQ.** Bus Request (bidirectional, active Low, opendrain). As an output, it sends requests for control of the system address bus, data bus, and control bus to the CPU. As an input when multiple DMAs are strung together in a priority daisy chain via BAI and BAO, it senses when another DMA has requested the buses and causes this DMA to refrain from bus requesting until the other DMA is finished. Because it is a bidirectional pin, there cannot be any buffers between this DMA and any other DMA. It can, however, have a buffer between it and the CPU because it is unidirectional into the CPU. A pull-up resistor is connected to this pin.

**CE/WAIT.** Chip Enable and Wait (input, active Low). Normally this functions only as a  $\overline{CE}$  line, but it can also be programmed to serve a WAIT function. As a  $\overline{CE}$  line from the CPU, it becomes active when  $\overline{WR}$  or  $\overline{RD}$  and  $\overline{IORQ}$  are active and the I/O port address on the system address bus is the DMA's address, thereby allowing a transfer of control, command bytes from the CPU to the DMA, or status bytes from the DMA to the CPU. As a WAIT line from memory or I/O devices, after the DMA has received a bus-request acknowledge from the CPU, it causes wait states to be inserted in the DMA's operation cycles thereby slowing the DMA to a speed that matches the memory or I/O device.

**CLK.** System Clock (input). Standard Z80 single-phase clock.

**D**<sub>0</sub>-**D**<sub>7</sub>. System Data Bus (bidirectional, 3-state). Commands from the CPU, DMA status, and data from memory or I/O

**Pulse Generation.** External devices can keep track of how many bytes have been transferred by using the DMA's pulse output, which provides a signal at 256-byte intervals. The interval sequence may be offset at the beginning by 1 to 255 bytes.

The Interrupt line outputs the pulse signal in a manner that prevents misinterpretation by the CPU as an interrupt request, since it only appears when the Bus Request and Bus Acknowledge lines are both active.

peripherals are transferred on these lines.

**IEI.** Interrupt Enable In (input, active High). This is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

**IEO.** *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this DMA. Thus, this signal blocks lower-priority devices from interrupting while a higher-priority device is being serviced by its CPU interrupt service routine.

**INT/PULSE.** Interrupt Request (output, active Low, opendrain). While the CPU is the bus master, this output requests a CPU interrupt. The CPU acknowledges the interrupt by pulling its IORQ output Low during an M1 cycle. It is typically connected to the INT pin of the CPU with a pullup resistor and tied to all other INT pins in the system. This pin can also be used to generate periodic pulses to an external device when the DMA is bus master (i.e., the CPU's BUSREQ and BUSACK lines are both Low and the CPU cannot see interrupts). While the DMA is the bus master, this output can be programmed to pulse each time 256 transfers have occurred.

**IORQ.** Input/Output Request (bidirectional, active Low, 3-state). As an input, this indicates that the lower half of the address bus holds a valid I/O port address for transfer of control or status bytes from or to the CPU, respectively; this DMA is the addressed port if its  $\overline{CE}$  pin and its  $\overline{WR}$  or  $\overline{RD}$  pins are simultaneously active. As an output, after the DMA has taken control of the system buses, it indicates that the lower half of the address bus holds a valid port address for another I/O device involved in a DMA transfer of data. When  $\overline{IORQ}$  and  $\overline{M1}$  are both active simultaneously, an interrupt acknowledge is indicated.

**M1.** Machine Cycle One (input, active Low). Indicates that the current CPU machine cycle is an instruction fetch. It is used by the DMA to decode the return-from-interrupt instruction (RETI, ED-4D) sent by the CPU. During two-byte instruction fetches,  $\overline{M1}$  is active as each opcode byte is fetched. An interrupt acknowledge is indicated when both **M1 and IORQ are active. On CMOS DMA**, **M1 signal has** another function. When **M1 occurs without an active RD or IORQ for at least two clock cycles, the DMA is reset.**  **MREQ.** *Memory Request* (output, active Low, 3-state). This indicates that the address bus holds a valid address for a memory read or write operation. After the DMA has taken control of the system buses, it indicates a DMA transfer request from or to memory.

**RD.** *Read* (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to read status bytes from the DMA's read registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled read from a memory or I/O port address.

**RESET.** *Reset* (CMOS PLCC version only: input, active Low). A low on this line resets the DMA.

**RDY.** *Ready* (input, programmable active Low or High). This is monitored by the DMA to determine when a peripheral device associated with a DMA port is ready for a read or write operation. Depending on the mode of DMA operation (Byte, Burst, or Continuous), the RDY line indirectly controls DMA activity by causing the BUSREQ line to go Low or High.

**WR.** Write (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to write control or command bytes to the DMA write registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled write to a memory or I/O port address.

### **INTERNAL STRUCTURE**

The internal structure of the Z80 DMA includes driver and receiver circuitry for interfacing with an 8-bit system data bus, a 16-bit system address bus, and system control lines (Figure 6). In a Z80 CPU environment, the DMA can be tied directly to the analogous pins on the CPU (Figure 7) with no additional buffering, except for the  $\overline{CE/WAIT}$  line.

The DMA's internal data bus interfaces with the system data bus and services all internal logic and registers. Addresses generated from this logic for Ports A and B (source and destination) of the DMA's single transfer channel are multiplexed onto the system address bus.

Specialized logic circuits in the DMA are dedicated to the various functions of external bus interfacing, internal bus control, byte matching, byte counting, periodic pulse generation, CPU interrupts, bus requests, and address generation. A set of 21 writable control registers and seven readable status registers provides the means by which the CPU governs and monitors the activities of these logic circuits. All registers are eight bits wide, with double-byte information stored in adjacent registers. The two address counters (two bytes each) for Ports A and B are buffered by the two starting addresses.

The 21 writable control registers are organized into seven base-register groups, most of which have multiple registers. The base registers in each writable group contain both control/command bits and pointer bits that can be set to address other registers within the group. The seven readable status registers have no analogous second-level registers.


The registers are designated as follows, according to their base-register groups:

WR0-WR6—Write Register groups 0 through 6 (7 base registers plus 14 associated registers)

RR0-RR6—Read Registers 0 through 6

Writing to a register within a write-register group involves first writing to the base register, with the appropriate pointer bits set, then writing to one or more of the other registers within the group. All seven of the readable status registers are accessed sequentially according to a programmable mask contained in one of the writable registers. The section entitled Programming explains this in more detail.

A pipelining scheme is used for reading data in. The programmed block length is the number of bytes compared to the byte counter, which increments at the end of each cycle. In searches, data byte comparisons with the match byte are made during the read cycle of the next byte. Matches are, therefore, discovered only after the next byte is read in.






Figure 7. Multiple-DMA Interconnection to the Z80 CPU

ĩ

In multiple-DMA configurations, interrupt-request daisy chains are prioritized by the order in which their IEI and IEO lines are connected. The system bus, however, may not be pre-empted. Any DMA that gains access to the system buses keeps them until it is finished.

	Read Registers
RR0	Status byte
RR1	Byte counter (low byte)
RR2	Byte counter (high byte)
RR3	Port A address counter (low byte)
RR4	Port A address counter (high byte)
RR5	Port B address counter (low byte)
RR6	Port B address counter (high byte)

	Write Registers
WR0	Base register byte Port A starting address (low byte) Port A starting address (high byte) Block length (low byte) Block length (high byte)
WR1	Base register byte Port A variable-timing byte
WR2	<ul> <li>Base register byte</li> <li>Port B variable-timing byte</li> </ul>
WR3	Base register byte Mask byte Match byte
WR4	Base register byte Port B starting address (low byte) Port B starting address (high byte) Interrupt control byte Pulse control byte Interrupt vector
WR5	Base register byte
WR6	Base register byte Read mask


#### PROGRAMMING

The Z80 DMA has two programmable fundamental states: (1) an enabled state, in which it can gain control of the system buses and direct the transfer of data between ports, and (2) a disabled state, in which it can initiate neither bus requests nor data transfers. When the DMA is powered up or reset by any means, it is automatically placed into the disabled state. Program commands can be written to it by the CPU in either state, but this automatically puts the DMA in the disabled state, which is maintained until an enable command is issued by the CPU. The CPU must program the DMA in advance of any data search or transfer by addressing it as an I/O port and sending a sequence of control bytes using an Output instruction (such as OTIR for the Z80 CPU).

Reading. (Figure 8a) The Read Registers (RR0-RR6) are read by the CPU by addressing the DMA as an I/O port using an Input instruction (such as INIR for the Z80 CPU). The readable bytes contain DMA status, byte-counter values, and port addresses since the last DMA reset. The registers are always read in a fixed sequence beginning with RR0 and ending with RR6. However, the register read in this sequence is determined by programming the Read Mask in WR6. The sequence of reading is initialized by writing an Initiate Read Sequence or Set Read Status command to WR6. After a Reset DMA, the sequence must be initialized with the Initiate Read Sequence command or a Read Status command. The sequence of reading all registers that are not excluded by the Read Mask register must be completed before a new Initiate Read Sequence or Read Status command.

**Writing.** Control or command bytes are written into one or more of the Write Register groups (WR0-WR6) by first writing to the base register byte in that group. All groups have base registers and most groups have additional associated registers. The associated registers in a group are sequentially accessed by first writing a byte to the base register containing register-group identification and pointer bits (1's) to one or more of that base register's associated registers.

#### **READ REGISTER 0**



This is illustrated in Figure 8b. In this figure, the sequence in which associated registers within a group can be written to is shown by the vertical position of the associated registers. For example, if a byte written to the DMA contains the bits that identify WR0 (bits D0, D1 and D7), and also contains 1's in the bit positions that point to the associated "Port A Starting Address (low byte)" and "Port A Starting Address (high byte)," then the next two bytes written to the DMA will be stored in that order in these two registers.

**Fixed-Address Programming.** A special circumstance arises when programming a destination port to have a fixed address. The load command in WR6 only loads a fixed address to a port selected as the source, not to a port selected as the destination. Therefore, a fixed destination address must be loaded by temporarily declaring it a fixed-source address and subsequently declaring the true source as such, thereby implicitly making the other a destination.

The following example illustrates the steps in this procedure, assuming that transfers are to occur from a variable-address source (Port A) to a fixed-address destination (Port B):

- 1. Temporarily declare Port B as source in WR0.
- 2. Load Port B address with LOAD command to WR6.
- 3. Declare Port A as a source in WR0.
- 4. Load Port A address with LOAD command to WR6.
- 5. Enable DMA in WR6.

Figure 9 illustrates a program to transfer data from memory (Port A) to a peripheral device (Port B). In this example, the Port A memory starting address is  $1050_{\rm H}$  and the Port B peripheral fixed address is  $05_{\rm H}$ . Note that the data flow is  $1001_{\rm H}$  bytes—one more than specified by the block length. The table of DMA commands may be stored in consecutive memory locations and transferred to the DMA with an output instruction such as the Z80 CPU's OTIR instruction.




Figure 8a. Read Registers




Figure 8b. Write Registers

Figure 9. Sample DMA Program

NOTE: The actual number of bytes transferred is one more than specified by the block length. \*These entries are necessary only in the case of a fixed destination address. WR0 sets DMA to receive block length, Port A start-ing address and temporarily sets Port B as source. WR6 enables DMA to start operation. WR6 loads Port A address and resets block counter. WR6 loads Port B address and resets block counter.\* WR4 sets mode to Burst, sets DMA to expect Port B address. WR2 defines Port B as peripheral with fixed Block length (upper) Block length (lower) WR0 sets Port A as source.\* WR5 sets Ready active High Port B address (lower) address WR1 defines Port A as memory with fixed Port A address (upper) Port A address (lower) Comments incrementing address. D7 ----\_\_\_ 0 0 0 0 0 0 0 0 0 --+ ----\_\_\_ Block Length Upper Follows 0 No Timing Follows 0 No Timing Follows **D**6 0 0 0 0 0 \_\_\_ 0 ----0 ---Burst Mode Block Length Lower 0 Address Changes 0 No Auto Restart 1 Fixed Address Follows **D**5 0 0 0 0 0 0 0 0 0 0 No Address or Block Length Bytes 0 No Interrupt Control Byte Follows Address Increments 0 No Wait States Port A Upper Address Follows ₽4 0 0 0 0 0 0 \_ ----0 .... ----Active High 0 No Upper Address 0 Port is Memory Port A Lower Address Follows Port is RDY D ----0 -----0 0 0 0 0 0 Port B Lower Address Follows Temporary for Loading B Address\* ⊳ B−−▼A **↓** B -------0 0 0 D2 -----\_ 0 0 0 0 ----0 <sup>1</sup> 1 Transfer, No Search ------------0 0 0 0 0 0 0 0 7 ---Transfer, No Search 0 ----2 ----0 0 0 0 0 0 0 -HEX ဌ ဌ 87 05 8A 05 G 28 4 8 50 79 10 10

#### **INACTIVE STATE TIMING**

(DMA as CPU Peripheral)

In its disabled or inactive state, the DMA is addressed by the CPU as an I/O peripheral for write and read (control and status) operations. Write timing is illustrated in Figure 10.

Reading of the DMA's status byte, byte counter, or port address counters is illustrated in Figure 11. These




Figure 10. CPU-to-DMA Write Cycle

#### ACTIVE STATE TIMING

(DMA as Bus Controller)

**Default Read and Write Cycles.** By default, and after reset, the DMA's timing of read and write operations is exactly the same as the Z80 CPU's timing of read and write cycles for memory and I/O peripherals, with one exception: during a read cycle, data is latched on the falling edge of  $T_3$  and held on the data bus across the boundary between read and write cycles, through the end of the following write cycle.

Figure 12 illustrates the timing for memory-to-I/O port transfers and Figure 13 illustrates I/O-to-memory transfers.

operations require less than three T-cycles. The  $\overline{CE}$ ,  $\overline{IORQ}$ , and  $\overline{RD}$  lines are made active over two rising edges of CLK, and data appears on the bus approximately one T-cycle after they become active.





Figure 11. CPU-to-DMA Read Cycle

Memory-to-memory and I/O-to-I/O transfer timings are simply permutations of these diagrams.

The default timing uses three T-cycles for memory transactions and four T-cycles for I/O transactions, which include one automatically inserted wait cycle ( $T_{WA}$ ) between  $T_2$  and  $T_3$ . If the  $\overline{CE}/WAIT$  line is programmed to act as a WAIT line during the DMA's active state, it is sampled on the falling edge of  $T_2$  for memory transactions and the falling edge of  $T_{WA}$  for I/O transactions. If  $\overline{CE}/WAIT$  is Low during this time, another T-cycle is added, during which the



CE/WAIT line will again be sampled. The duration of transactions can thus be indefinitely extended.


**Variable Cycle and Edge Timing.** The Z80 DMA's default operation-cycle length for the source (read) port and destination (write) port can be independently programmed. This variable-cycle feature allows read or write cycles consisting of two, three, or four T-cycles (more if Wait cycles are inserted), thereby increasing or decreasing the speed of all signals generated by the DMA. In addition, the trailing edges of the IORQ, MREQ, RD, and WR signals can be independently terminated one-half cycle early. Figure 14 illustrates this.

In the variable-cycle mode, unlike default timing,  $\overline{IORQ}$  comes active one-half cycle before  $\overline{MREQ}$ ,  $\overline{RD}$ , and  $\overline{WR}$ .  $\overline{CE}/\overline{WAIT}$  can be used to extend only the 3 or 4 T-cycle variable memory cycles and only the 4-cycle variable I/O cycle. The  $\overline{CE}/WAIT$  line is sampled at the falling edge of  $T_2$  for 3- or 4-cycle memory cycles, and at the falling edge of  $T_3$  for 4-cycle I/O cycles.

During transfers, data is latched on the clock edge causing the rising edge of  $\overline{\text{RD}}$  and held until the end of the write cycle.

**Bus Requests.** Figure 15 illustrates the bus request and acceptance timing. The RDY line, which may be programmed active High or Low, is sampled on every rising edge of CLK. If it is found to be active and if the bus is not in use by any other device, the following rising edge of CLK drives BUSREQ Low. After receiving BUSREQ, the CPU acknowledges on the BAI input either directly or through a multiple-DMA daisy chain. When a Low is detected on BAI for two consecutive rising edges of CLK, the DMA will begin transferring data on the next rising edge of CLK.

**Bus Release Byte-at-a-Time.** In Byte-at-a-Time mode, BUSREQ is brought High on the rising edge of CLK prior to the end of each read cycle (search-only) or write cycle (transfer and transfer/search) as illustrated in Figure 16. This is done regardless of the state of RDY. There is no possibility of confusion when a Z80 CPU is used since the CPU cannot



begin an operation until the following T-cycle. Most other CPUs are not bothered by this either, although note should be taken of it. The next bus request for the next byte will come after both BUSREQ and BAI have returned High.

**Bus Release at End of Block.** In Burst and Continuous modes, an end of block causes **BUSREQ** to go High, usually on the same rising edge of CLK in which the DMA completes the transfer of the data block (Figure 17). The last byte in the block is transferred even if RDY goes inactive before completion of the last byte transfer.

**Bus Release on Not Ready.** In Burst mode, when RDY goes inactive it causes BUSREQ to go High on the next rising edge of CLK after the completion of its current byte operation (Figure 18). The action on BUSREQ is thus somewhat delayed from action on the RDY line. The DMA always completes its current byte operation in an orderly fashion before releasing the bus.

By contrast, BUSREQ is not released in Continuous mode when RDY goes inactive. Instead, the DMA idles after completing the current byte operation, awaiting an active RDY again.

Bus Release on Match. If the DMA is programmed to stop on match in Burst or Continuous modes, a match causes BUSREQ to go inactive on the next DMA operation, i.e., at the end of the next read in a search or at the end of the following write in a transfer (Figure 19). Due to the pipelining scheme, matches are determined while the next DMA read or write is being performed.

The RDY line can go inactive after the matching operation begins without affecting this bus-release timing.

**Interrupts.** Timings for interrupt acknowledge and return from interrupt are the same as for the other Z80 peripherals.

Interrupt on RDY (interrupt before requesting bus) does not directly affect the BUSREQ line. Instead, the interrupt service routine must handle this by issuing the following commands to WR6:

- 1. Enable after Return From Interrupt (RETI) Command—Hex B7
- 2. Enable DMA-Hex 87
- 3. An RETI instruction that resets the Interrupt Under Service latch in the Z80 DMA.







Figure 16. Bus Release (Byte-at-a-Time Mode)







,

#### **ABSOLUTE MAXIMUM RATINGS**

Voltages on V<sub>CC</sub> with respect to V<sub>SS</sub>  $\dots -0.3$ V to +7.0V Voltages on all inputs with respect


Storage Temperature .....-65°C to +150°C

### STANDARD TEST CONDITIONS

The characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin. Available operating temperature range is:

- S = 0°C to +70°C, V<sub>cc</sub> Range NMOS: =4.75V ≤ V<sub>cc</sub> ≤+5.25V CMOS: +4.50V ≤ V<sub>cc</sub> ≤+5.50V
   E = -40°C to 100°C, +4.50V ≤ V<sub>cc</sub> ≤+5.50V

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



#### DC CHARACTERISTICS (Z84C10 / CMOS Z80 DMA)

Symbol	Parameter	Min	Max	Тур	Unit	Test Condition
VILC	Clock Input Low Voltage	- 0.3	+ 0.45		V	
VIHC	Clock Input High Voltage	V <sub>CC</sub> - 0.6	V <sub>CC</sub> + 0.3		V	
VIL	Input Low Voltage	-0.3	+ 0.8		V	
VIH	Input High Voltage	+2.2	V <sub>CC</sub>		V	
VOL	Output Low Voltage		+ 0.4		V	$I_{OL} = 2.0  \text{mA}$
V <sub>OH1</sub>	Output High Voltage	+2.4			V	$I_{OH} = -1.6  \text{mA}$
V <sub>OH2</sub>	Output High Voltage	V <sub>CC</sub> – 0.8			V	$I_{OH} = -250 \mu A$
ILI	Input Leakage Current		±10		μA	$V_{IN} = 0.4$ to $V_{CC}$
ILO	3-State Output Leakage Current in					
20	Float		± 10		μA	$V_{OUT} = 0.4$ to $V_{CC}$
ICC1	Power Supply Current		25/35		mА	$V_{CC} = 5V$
						$\label{eq:clk} \begin{array}{l} \hline \textbf{CLK} = \textbf{6/8MHz} \\ V_{IHC} = V_{IH} = V_{CC} - 0.2V \\ V_{ILC} = 0.2V \end{array}$
ICC <sub>2</sub>	Standby Supply Current		10	0.5	μΑ	$V_{CC} = 5V$ CLK = (0) $V_{IHC} = V_{IH} = V_{CC} - 0.2V$ $V_{ILC} = V_{IL} = 0.2V$


Over specified temperature and voltage range.

#### CAPACITANCE

Symbol	Parameter	Min	Max	Unit
С	Clock Capacitance		5	pf
C <sub>IN</sub>	Input Capacitance		5	pf
C <sub>OUT</sub>	Output Capacitance		10	pf

NOTES: Over specified temperature range; f = MHz. Unmeasured pins returned to ground.

(Inactive State)




NOTE: Signals in this diagram bear no relation to one another unless specifically noted as a numbered item.

(Inactive State)

			Z0	841004	
Number	Symbol	Parameter	Min	Max	Uni
1	TcC	Clock Cycle Time	250	4000	ns
2	TwCh	Clock Width (High)	110	2000	ns
3	TwCl	Clock Width (Low)	110	2000	ns
4	TrC	Clock Rise Time		30	ns
5	TfC	Clock Fall Time		30	ns
6	Th	Hold Time for Any Specified Setup Time	0		ns
7	TsC(Cr)	IORQ, WR, CE↓to Clock↑Setup	145		ns
8	TdDO(RDf)	RD ↓ to Data Output Delay		380	∙ns
9	TsDI(Cr)	Data In to Clock $\uparrow$ Setup (WR or $\overline{M1}$ )	50		ns
10	TdDO(IOf)	IORQ ↓ to Data Out Delay (INTA Cycle)		160	ns
11	TdRDr(Dz)	RD to Data Float Delay (output buffer disable)		110	ns
12	TsIEI(IORQf)	IEI to IORQ ↓ Setup (INTA Cycle)	140		ns
13	TdIEOr(IEIr)	IEI ↑ to IEO ↑ Delay		160	ns
14	TdIEOf(IEIf)	IEI ↓ to IEO ↓ Delay		130	ns
15	TdM1f(IEOf)	$\overline{M1} \downarrow$ to IEO $\downarrow$ Delay (interrupt just prior to $\overline{M1} \downarrow$ )		190	ns
16	TsM1f(Cr)	M1 ↓ to Clock ↑ Setup	90		ns
17	TsM1r(Cf)	M1 ↑ to Clock Setup	-10		ns
18	TsRDf(Cr)	RD ↓ to Clock ↑ Setup (M1 Cycle)	115		ns
19	TdI(INTf)	Interrupt Cause to INT ↓ Delay (INT generated			
		only when DMA is inactive)		500	ns
20	TdBAIr(BAOr)	BAI ↑ to BAO ↑ Delay		150	ns
21	TdBAlf(BAOf)	BAI ↓ to BAO ↓ Delay		150	ns
22	TsRDY(Cr)	RDY Active to Clock † Setup	100		ns

NOTE: Negative minimum setup values mean that the first-mentioned event can come after the second-mentioned event.



#### NOTE: Signals in this diagram bear no relation to one another unless specifically noted as a numbered item.

		Z84C	Z84C1008	°‡†		
Number	Symbol	Parameter			Min(ns)	Max(ns)
1	TcC	Clock Cycle Time	162	DC	125	DC
2	TwCh	Clock Width (High)	65	DC	55	DC
. 3	TwCl	Clock Width (Low)	65	DC	55	DC
4	TrC	Clock Rise Time		20		10
5	TfC	Clock Fall Time		20		10

NOTES:

° For clock periods other than the minimums shown, calculate parameters using the following table.

‡ Calculated values above assumed TrC = TfC = 20ns (6 MHz version) or 10ns (8 MHz version).

† Data must be enabled onto data bus when RD is active.

\* Parameter is not illustrated in the AC Timing Diagrams.

\* Z84C10 timing parameters are preliminary and subject to change.

(Active State)

			Z84C	1006	<b>Z8</b> 4	IC1008
Number	Symbol	Parameter	Min(ns)	Max(ns)	Min(ns)	Max(n
6	TdA	Address Output Delay		90		70
7	TdC(Az)	Clock to Address Float Delay		80		70
8	TsA(MREQ)	Address to MREQ ↓ Setup (Memory Cycle)	35‡		35‡	
9	TsA(IRW)	Address Stable to IORQ, RD, WR↓Setup (I/O Cycle)	110‡		70‡	
*10	TdRW(A)	RD, WR ↑ to Addr. Stable Delay	35‡		15‡	
*11	TdRW(Az)	RD, WR ↑ to Addr. Float	60‡		45‡	
12	TdCf(DO)	Clock ↓ to Data Out Delay		130		110
*13	TdCr(Dz)	Clock ↑ to Data Float Delay (Write Cycle)		70		65
14	TsDI(Cr)	Data In to Clock ↑ Setup (Read cycle when rising edge ends read)	30		25	
15	TsDI(Cf)	Data In to Clock↓Setup (Read cycle when	40			
		falling edge ends read)			30	
*16	TsDO(WfM)	Data Out to WR ↓ Setup (Memory Cycle)	25‡		5‡	
17	TsDO(Wfl)	Data Out to WR↓Setup (I/O cycle)	55		40	
*18	TdWr(DO)	WR ↑ to Data Out Delay	30‡		10‡	
19	Th	Hold Time for Any Specified Setup Time	0		σ	
20	TdCr(Mf)	Clock ↑ to MREQ ↓ Delay		70		60
21	TdCf(Mf)	Clock ↓ to MREQ ↓ Delay		70		60
22	TdCr(Mr)	Clock $\uparrow$ to $\overline{MREQ}$ $\uparrow$ Delay		70		60
23	TdCf(Mr)	Clock↓to MREQ↑Delay		70		60
24	TwM1	MREQ Low Pulse Width	135‡		95 <u>+</u>	
*25	TwMh	MREQ High Pulse Width	65‡		45‡	
26	TdCf(If)	Clock ↓ to IORQ ↓ Delay		70		60
27	TdCr(If)	Clock ↑ to IORQ ↓ Delay		65		55
28	TdCr(Ir)	Clock ↑ to IORQ ↑ Delay		70		60
*29	TdCf(Ir)	Clock↓to IORQ ↑ Delay		70		60
30	TdCr(Rf)	Clock ↑ to RD ↓ Delay		70		60
31	TdCf(Rf)	Clock ↓ to RD ↓ Delay		80		70
32	TdCr(Rr)	Clock $\uparrow$ to $\overline{RD}$ $\uparrow$ Delay		70		60
33	TdCf(Rr)	Clock ↓ to RD ↑ Delay		70		60
34	TdCr(Wf)	Clock ↑ to WR ↓ Delay		60		55
35	TdCf(Wf)	Clock↓to WR↓Delay		70		60
36	TdCr(Wr)	Clock ↑ to WR ↑ Delay		70		60
37	TdCf(Wr)	Clock ↓ to ₩R ↑ Delay		70		60
38	TwWI	WR Low Pulse Width	135‡		95‡	
39	TsWA(Cf)	WAIT to Clock↓Setup	60		50	
40	TdCr(B)	Clock ↑ to BUSREQ Delay		90		80
41	TdCr(lz)	Clock ↑ to IORQ, MREQ, RD, WR Float Dela	y	70		70

NOTES:


All AC equations imply DMA default (standard) timing.
Data must be enabled onto data bus when RD is active.
Parameter is not illustrated in the AC Timing Diagrams.

Numbers in parentheses are other parameter - numbers in this table;
their values should be substituted in equations.


# FOOTNOTES TO AC CHARACTERISTICS

Number	Symbol	General Parameter	Z84C1006	Z84C1008
8	TsA(MREQ)	TwCh - TfC	-35	-30
9	TsA(IRW)	ТсС	-55	-55
10	TdRW(A)	TwCl - TrC	-50	-50
11	TdRW(Z)	TwCl - TrC	-25	-20
16	TsDO(WfM)	ТсС	-140	-120
18	TdWr(DO)	TwCl - TrC	-55	-55
24	TwM1	TcC	-30	-30
25	TwMh	TwCh - TfC	-20	-20
38	TwWI	TcC	-30	-30

(Inactive State)



NOTE: Signals in this diagram bear no relation to one another unless specifically noted as a numbered item.



	,	Z0841004°‡†	
Number	Symbol	Parameter	Min(ns) Max(ns)
1,	TcC	Clock Cycle Time	250
2	TwCh	Clock Width (High)	110 2000
3	TwCl	Clock Width (Low)	110 2000
4	TrC	Clock Rise Time	30
5	TfC	Clock Fall Time	30

NOTES:

° Numbers in parentheses are other parameter-numbers in this table; their values should be substituted in equations.

‡ All equations imply DMA default (standard) timing.

† Data must be enabled onto data bus when RD is active.
\* Parameter is not illustrated in the AC Timing Diagrams.

(Active State)

Number	Symbol	Parameter	Z084100 Min(ns)	4 °‡† Max(na
6	TdA	Address Output Delay		110
7	TdC(Az)	Clock to Address Float Delay		90
8	TsA(MREQ)	Address to MREQ ↓ Setup (Memory Cycle)	(2) + (5) - 75	
9	TsA(IRW)	Address Stable to IORQ, RD, WR ↓ Setup		
		(I/O Cycle)	(1) – 70	
*10	TdRW(A)	RD, WR t to Addr. Stable Delay	(3) + (4) - 50	
*11	TdRW(Az)	RD, WR ↑ to Addr. Float	(3) + (4) - 45	
12	TdCf(DO)	Clock ↓ to Data Out Delay		150
*13	TdCr(Dz)	Clock † to Data Float Delay (Write Cycle)		90
14	TsDI(Cr)	Data In to Clock † Setup (Read cycle when rising edge ends read)	35	
15	TsDI(Cf)	Data in to Clock ↓ Setup (Read cycle when		
,.		falling edge ends read)	50	
*16	TsDO(WfM)	Data Out to WR ↓ Setup (Memory Cycle)	(1) – 170	
17	TsDO(WfI)	Data Out to WR ↓ Setup (I/O cycle)	100	
*18	TdWr(DO)	WR ↑ to Data Out Delay	(3) + (4) - 70	
19	Th	Hold Time for Any Specified Setup Time	0	
20	TdCr(Mf)	Clock ↑ to MREQ ↓ Delay	· ·	85
21	TdCf(Mf)	Clock ↓ to MREQ ↓ Delay		85
22	TdCr(Mr)	Clock to MREQ t Delay		85
23	TdCf(Mr)	Clock ↓ to MREQ ↑ Delay		85
24	TwM1	MREQ Low Pulse Width	(1) – 30	
*25	TwMh	MREQ High Pulse Width	(2) + (5) - 20	
26	TdCf(lf)	Clock ↓ to IORQ ↓ Delay		85
27	TdCr(If)	Clock ↑ to IORQ ↓ Delay		75
28	TdCr(lr)	Clock ↑ to IORQ ↑ Delay		85
*29	TdCf(lr)	Clock ↓ to IORQ ↑ Delay		85
30	TdCr(Rf)	Clock ↑ to RD ↓ Delay		85
31	TdCf(Rf)	Clock ↓ to RD ↓ Delay		95
32	TdCr(Rr)	Clock ↑ to RD ↑ Delay		85
33	TdCf(Rr)	Clock ↓ to RD ↑ Delay		85
34	TdCr(Wf)	Clock ↑ to WR ↓ Delay		65
35	TdCf(Wf)	Clock↓to ₩R↓Delay		80
36	TdCr(Wr)	Clock ↑ to WR ↑ Delay		80
37	TdCf(Wr)	Clock↓to WR↑Delay		80
38	TwWI	WR Low Pulse Width	(1) – 30	
39	TsWA(Cf)	WAIT to Clock ↓ Setup	70	
40	TdCr(B)	Clock ↑ to BUSREQ Delay		100
41	TdCr(Iz)	Clock to IORQ, MREQ, RD, WR Float Delay		80

#### NOTES:

All AC equations imply DMA default (standard) timing.
 Data must be enabled onto data bus when RD is active.
 Parameter is not illustrated in the AC Timing Diagrams.

\* Numbers in parentheses are other parameter - numbers in this table; their values should be substituted in equations.

(Inactive State)

			Z84	C1006	Z840	C1008	
Number	Symbol	Parameter	Min	Max	Min	Max	Unit
1	TcC	Clock Cycle Time	162	DC	125	DC	
2	TwCh	Clock Width (High)	65	DC	55	DC	
3	TwCl	Clock Width (Low)	65	DC	55	DC	
4	TrC	Clock Rise Time		20		10	
5	TfC	Clock Fall Time		20		10	
6	Th	Hold Time for Any Specified Setup Time	0		0		ns
7	TsC(Cr)	IORQ, WR, CE↓ to Clock ↑ Setup	60		45		ns
8	TdDO(RDf)	RD ↓ to Data Output Delay		300		220	ns
9	TsDI(Cr)	Data In to Clock ↑ Setup (WR or M1)	30		20		ns
10	TdDO(IOf)	IORQ ↓ to Data Out Delay (INTA Cycle)		110		85	ns
11	TdRDr(Dz)	RD ↑ to Data Float Delay (output buffer disable)		70		50	ns
12	TsIEI(IORQf)	IEI to IORQ ↓ Setup (INTA Cycle)	100		80		ns
13	TdIEOr(IEIr)	IEI ↑ to IEO ↑ Delay		100		70	ns
14	TdIEOf(IEIf)	IEI↓to IEO↓Delay		100		70	' ns
15	TdM1f(IEOf)	$\overline{M1} \downarrow$ to IEO $\downarrow$ Delay (interrupt just prior to $\overline{M1} \downarrow$ )		100		80	ns
16	TsM1f(Cr)	M1 ↓ to Clock ↑ Setup	70		45		ns
17	TsM1r(Cf)	M1 ↑ to Clock Setup	-15		-15		ns
18	TsRDf(Cr)	RD ↓ to Clock ↑ Setup (M1 Cycle)	60		45		ns
19	TdI(INTf)	Interrupt Cause to $\overline{INT} \downarrow Delay$ ( $\overline{INT}$ generated					
		only when DMA is inactive)		450		400	ns
20	TdBAIr(BAOr)	BAI ↑ to BAO ↑ Delay		100		70	ns
21	TdBAlf(BAOf)	BAI ↓ to BAO ↓ Delay		100		70	ns
22	TsRDY(Cr)	RDY Active to Clock ↑ Setup	50		50		ns

NOTE: Negative minimum setup values mean that the first-mentioned event can come after the second-mentioned event.

\* Z84C10 Timing parameters are preliminary and subject to change.

M1 must be active for a minimum of two clock cycles to reset the DMA (This feature is only with C-MOS Z80 DMA).

\*