D2547, JANUARY 1981-REVISED JUNE 1983

	SN54LS' J PACKAGE		
	(TOP VIEW)		
Controls Refresh Cycle of 4K, 16K, and			
64K Dynamic RAMs	A0 🗌 2	19 RC BURST	
	A1 🖸 3	18 🗍 SEE TABLE	
Creates Static RAM Appearance	A2 🚺 4	17 🗍 SEE TABLE	
Choice of Transparent, Cycle Steal, or	A3 🚺 5		
Burst Refresh Modes	A4 🗌 6	15 🗍 RAS	
	A5 🔲 7	14 🔲 REF REQ2	
3-State Outputs Drive Bus Lines Directly	A6 🗌 8	13 🗍 REF REQ1	
Critical Times Are User RC-Programmable	SEE TABLE 🔲 9	12 🔲 RC RAS LO	
to Optimize System Performance	GND [10		
	FOR CHIP CARR	IER INFORMATION	
	CONTACT T	THE FACTORY	
SELECTION TABLE			

PIN ASSIGNMENTS DEVICE **REFRESH MODES** MEMORY SIZE PIN 9 **PIN 17 PIN 18** 'LS600A Transparent, Burst 4K or 16K 4K/16K LATCHED RCO RESET LATCHED RCO 'LS601A Transparent, Burst 64K Α7 LATCHED RCO RESET LATCHED RCO 'LS602A Cycle Steal, Burst 4K or 16K 4K/16K READY RC CYCLE STEAL 'LS603A Cycle Steal, Burst 64K Α7 READY RC CYCLE STEAL

description

0

ø

0

0

The 'LS600A thru 'LS603A memory refresh controllers contain one 8-bit synchronous counter, nine 3-state buffer drivers, four RC-controlled multivibrators, and other control circuitry on a single monolithic chip. These devices are designed to provide RAS-only refresh on 4K, 16K, and 64K dynamic RAMs. The 'LS600A and 'LS601A provide transparent refresh while the 'LS602A and 'LS603A provide cycle-steal refresh. In addition, a burst-mode timer is provided to warn the CPU that the maximum allowable refresh time is about to be violated.

operating modes

In the transparent refresh mode ('LS600A or 'LS601A), row-refresh cycles occur only during inactive CPU-memory times. In most cases the entire memory refresh sequence can be completed "transparently" without interrupting CPU operations. During idle CPU-memory periods, the REF REQ pins should be taken high so as many rows as possible can be refreshed. A low from BUSY will signal the CPU to wait until the end of that current row refresh before reinstating operations. If all row addresses have been refreshed before the burst-mode timer expires, the burst-mode timer will reset.

If the maximum allowable refresh time of the dynamic RAM is about to be exceeded, the burst mode timer will expire causing the HOLD pin to go low. This signals the CPU that a burst-mode refresh is manadatory and the burst-mode refresh will be accomplished when the CPU takes the REF REQ pins high. To ensure that all rows are refreshed, the address counter is reset to zero whenever the burst-mode timer expires. After the last row has been refreshed, the HOLD pin will return high, and the burst-mode timer will reset. The CPU can then return to normal transparent operation.

A LATCHED RCO output pin is also provided on the 'LS600A and 'LS601A to detect when the last row has been refreshed. Upon seeing a RCO from the address counter, the LATCHED RCO output will be set high. This latch is reset by providing a high-going pulse on the RESET LATCHED RCO input.

In the cycle-steal refresh mode ('LS602A or 'LS603A), refreshing is accomplished by dividing the safe refresh time into equal segments and refreshing one row in each segment. The segment time is programmed via the RC CYCLE STEAL input and will produce a low level on the READY output at the end of each segment period. This indicates to the CPU to suspend operations for one memory cycle for a row refresh. In effect it "steals" one memory cycle from the CPU. After the CPU recognizes the cycle-steal signal from the READY output, it must take both REF REQ. pins high. These devices will then refresh one row and return control back to the CPU by taking READY high. The burst-mode timer is also provided to prevent exceeding the maximum allowable refresh time, and operates in the same manner as in the 'LS600A and 'LS601A. In applications where the burst-mode timer is not required, it can be disabled by connecting the RC Burst input to ground.

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1983 by Texas Instruments Incorporated



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

M TTL DEVICES

3-1168



POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

TEXAS

INSTRUMENTS

PIN FUNCTION TABLE

PIN	PIN NAME	FUNCTIONAL DESCRIPTION	
1	BUSY	Active output indicates to the CPU that a refresh cycle is in progress.	
16	HOLD	Active output should be a priority interrupt to the CPU for emergency burst refresh.	
15	RAS	3-state output row address strobe.	
11	RC RAS HI	Timing node for high-level portion of RAS. See Note 1.	
12	RC RAS LO	Timing node for low-level portion of RAS. See Note 1.	
2-8	A0 thru A6	3-state output row address lines.	
. 9	A7	MSB row address line for 'LS601A and 'LS603A (64K-bit memory controllers).	
		A high input level disables the A5 row address line for 'LS600A and 'LS602A. (The high-	
9	4K/16K	level input makes the count chain 5 bits long while the low-level makes the count chain 6	
		bits long.)	
17	READY	Interrupt to CPU for cycle steal refresh ('LS602A and 'LS603A).	
17	LATCHED RCO	Normally high-level, will latch low upon RCO of counter ('LS600A or 'LS601A).	
18	RC CYCLE STEAL	Timing node that controls the READY output ('LS602A and 'LS603A). See Note 1.	
18	RESET LATCHED	Normally high-level, when pulsed low the LATCHED RCO output will be reset ('LS600A and	
	RCO	'LS601A).	
19	RC BURST	Timing node for burst refresh. See Note 1.	
13,	REF REQ1,	Ligh lovel on both ning starts and continues row refersh Low on sither nin in this of the	
14	REF REQ2	right even on both phils starts and continues row refresh. Low on either pin inhibits refresh.	
20, 10	VCC, GND	5-V power supply and network ground pins.	

NOTE 1: All timing nodes require a resistor to V_{CC} and a capacitor to GND.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 2)	7
Input voltage	7 '
Off-state output voltage	5.5 '
Operating free-air temperature range	0°C to 70°
Storage temperature range	65°C to 150°

NOTE 2: Voltage values are with respect to network ground terminal.



3

recommended operating conditions

	en e	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High lovel output ourrent love	A, RAS			-2.6	mA
High-level burbur current, IOH	All others			-400	μA
	A, RAS			24	mA
Low-level output current, IOL	All others			8	
	High, tSHSL	75			
Duration of RAS output pulse	Low, tSLSH	75			113
Duration of RESET LATCHED RCO pu	ilse, tRHRL	35			ns
Duration of REF REQ pulse during CY	CLE STEAL operation, tQHQL	20			ns
External timing register P	RC RAS LO, RC RAS HI	1		6 .	10
External uming resistor, next	RC BURST, RC CYCLE STEAL	1		1000	K14
Operating free-air temperature, TA		0		70	°C

[†]Maximum operating frequency for the address counter corresponds to its minimum period, which is the sum of t_{w(RAS-H)} min and t_{w(RAS-L)} min.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP [‡]	МАХ	UNIT		
VIH	High-level input volta	ge			2			V
VIL	Low-level input volta	ge					0.8	V_
ViK	Input clamp voltage		$V_{CC} = 4.75 V, I_{I}$	= −1.8 mA			- 1.5	V
Vон	High-level output	A,RAS	V _{CC} = 4.75 V, VIH = 2 V,	$1_{OH} = -2.6 \text{ mA}$	2.4	2.9		v
- On	voltage	All Others	$V_{IL} = 0.8 V$ $I_{OH} = -400 \ \mu A$		2.7	3.1		
			Vec - 4 75 V	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v
Vei	Low-level output	n, 1145	Vu, - 2V	$I_{OL} = 24 \text{ mA}$	-	0.35	0.5	
VOL	voltage		$v_{\rm IH} = 2 v$,	$I_{OL} = 4 \text{ mA}$	· ·	0.25	0.4	
	1	All Oulers	VIL - 0.8 V	I _{OL} = 8 mA		0.35	0.5	1
	Off-state output							
lozh	current, high-level			$V_0 = 2.7 V$			20	μA
	voltage applied		$V_{CC} = 5.25 V$					
	Off-state output	A, RAS	REF REQ at					
lozi	current, low-level		$V_{IL} = 0.8 V$	$V_0 = 0.4 V$			20	μΑ
026	voltage applied							
1	Input current at maxi	mum		N: - 7 N			.01	mA
	input voltage		$v_{CC} = 5.25 v_{,}$	vi = / v			0.1	
ін	High-level input curre	ent	$V_{CC} = 5.25 V,$	V _I = 2.7 V			20	μA
ΙL	Low-level input curre	nt	$V_{CC} = 5.25 V,$	$V_{I} = 0.4 V$			-0.4	mA
	Short-circuit	A,RAS			- 30		-130	
os	output current§	All others	$v_{CC} = 5.25 V$		- 20		-100	
Icc	Supply current	•	$V_{CC} = 5.25 V, RC$ REF REQ at O V	CRAS LO and		50	85	mA

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

\$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Texa INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

TTL DEVICES

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
^t QHBL	REF REQ1	BUSY	$C_{1} = 15 \text{ pc} + 2 \text{ k}0$		30	45	ns
^t SLBH [†]	· RAS1	BUSY	$C_{L} = 15 \text{ pr}, n_{L} = 2 \text{ km}$		245	300	ns
tohsv	REF REQ1	RAS	$C_{L} = 320 \text{ pF}, R_{L} = 667\Omega$		47	. 70	ns
tshsz [†]	RASI	RAS	$C_{L} = 5 \text{ pF}, R_{L} = 667\Omega$		245	300	ns
^t QHAV	REF REQ1	ADDRESS	$C_{L} = 160 \text{ pF}, R_{L} = 667\Omega$		38	65	ns
tshaz [†]	RASI	ADDRESS	$C_{L} = 5 pF, R_{L} = 667 \Omega$		245	300	ns
4	RESET LATCHED	LATCHED		27	FF		
KHCL	RCOT	RCO	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$		37	55	115
^t SHYH	RAST	READY			64	85	ns
^t SLSH [‡]	RASI	RAS	$C_{1} = 320 \text{ pc} = 0.0000000000000000000000000000000000$		210		ns
tSHSL [†]	RAST	RAS	$C_{L} = 320 \text{ pr, } R_{L} = 8870$		245		ns
tDHDL§	HOLDI	HOLD	$C_{1} = 15 \text{ ps} = 0.10$		3.56		ms
tylyl	READY	READY			27		μs

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 \,^{\circ}C$, see note 3

[†] Depends on RC network at pin 11 (4 k Ω , 200 pF used for testing).

[‡] Depends on RC network at pin 12 (4 k Ω , 200 pF used for testing).

 § Depends on RC network at pin 19 (680 kΩ, 0.022 μF used for testing).

Depends on RC network at pin 18 (10 k Ω , 0.01 μ F used for testing).

NOTE 3: See General Information Section for load circuits and voltage waveforms.

explanation of letter symbols

This data sheet uses a new type of letter symbol to describe time intervals. The format is:

tAB-CD

subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval.

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

- H = high or transition to high
- L = low or transition to low
- V = a valid steady-state level
- X = unknown, changing, or "don't care" level
- Z = high-impedance (off) state.

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur. For these letter symbols on this data sheet, the signal names are further abbreviated as follows:

SIGNAL	A or C
NAME	SUBSCRIPT
BUSY	В
HOLD	D
RAS	S
A0 — A7	A
READY	Y
LATCHED RCO	С
RESET LATCHED RCO	R
REF REQ	Q



TTL DEVICES

where:



* During testing, an 'LSO4 is used to invert HOLD to provide the REF REQ input.







3-1174

INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265