TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

SN54104 . . . J OR W PACKAGE SN74104 . . . J OR N PACKAGE

JK ⊡1

К1 🛛 3

J1 🛛 4

J2 🗍 5

Q**[**6

јк⊡т

PRE 2

К1 🛛 3

J1 🛛 4

J2 🛛 5

0[6

GND 7

7

SN54105 . . . J OR W PACKAGE SN74105 . . . J OR N PACKAGE

GND [

PRE 2

Jı₄Dvcc

13] CLR 12] J3

11 K3

10 K2

8 🗋 🖸

13 CLR

12 J3

11 K3

10]] K2

8∐₫

9 CLK

9 CLK

REVISED DECEMBER 1983

- Buffered Clock Input
- Direct Preset and Clear
- Common JK Gate Input

logic

FUNCTION TABLE							
INPUT AT t _n			OUTPUT AT tn+1				
JK	Jt	K†	Q	ā			
L‡	х	X	Q _n Q _n	ā			
н	L‡	L‡	Qn	<u>a</u> n			
н	L	н	L	н			
н	н	L	н	L			
н	н	н	ān	0 _n			

t SN54104/SN74104J = J1 · J2 · J3.

 $K = K1 \cdot K2 \cdot K3$ SN54105/SN74105J = J1 · J2 · J3.

 $K = K1 \cdot K2 \cdot K3$

‡ These low-levels must be maintained while the clock is low.

NOTES:

A. $t_n = bit time before clock pulse$

B. $t_{n+1} = bit time after clock pulse$

C. H = high, L = low, X = irrelevant

description

These J-K master-slave flip-flops feature a buffered clock input, direct preset and clear, gated J and K inputs, and a common JK input. The clock buffer offers typical TTL high noise immunity, low clock-line loading, and, in most cases, eliminates the need for stringent control of system-clock rise and fall times. When activated, the direct preset and clear inputs control the state of both the master and slave flip-flops independent of the clock and synchronous-input states. Gated inputs may be used to perform a wide variety of control functions without the need for external gates, and the common JK input simplifies hardware design for applications utilizing a single gate-control source.

Due to the internal clock buffer, the JK input gates accept data when the clock line is low, and transfer of data from the master to the slave occurs during the clock-line transition from the low state to the high state. When the clock line is high, the data inputs are inhibited.

The SN54104/SN74104 includes internal capacitive loading on the J and K input gates and, as the input setup and hold times are lengthened, this circuit displays improved performance in systems where appreciable clock skew is anticipated.

The SN54105/SN74105 offers an inverting data input to each of the J and K input gates for additional control flexibility. As the input setup and hold times are not lengthened, this circuit permits operation at higher toggle rates than the SN54104/SN74104.

These TTL circuits feature one-volt typical d-c noise margins and are compatible for use with most TTL families. Full fan-out to 10 normalized Series 54/74 loads is available from the outputs. The SN54104 and SN54105 circuits are characterized for operation over the full military temperature range of -55° C to 125° C, and the SN74104 and SN74105 circuits are characterized for terized for operation from 0° C to 70° C.


LTL DEVICES

PRODUCTION DATA This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)		8 V
Voltage applied to any output (See No	ote 2)	5.5 V
	SN54104, SN54105 Circuits	
	SN74104, SN74105 Circuits	
Storage temperature range	••••••••••••••••••	$\dots \dots \dots \dots \dots = 65^{\circ}$ C to 150° C

recommended operating conditions

				SN54'		SN74'				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage (see Note 1)		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage					2			v	
VIL	Low-level input voltage				0.8			0.8	V	
юн	High-level output current				- 1			- 1	mA	
IOL	Low-level output current	· · · · · · · · · · · · · · · · · · ·			16			16	mA	
t _w F	Pulse duration	CLK Low-level	15†			15†				
		PRE and CLR	20†		quan-	20†			ns	
	Setup time for high-level data	^{'104}	35†			35†			1	
t _{su}	(See Note 4)	ʻ105	10†			10 [†]			ns	
tr	Release time for low-level data	'104			10 [†]			10†		
	(See Note 3)	ʻ105			1†			1†	ns	
TA	Operating free-air temperature				125	0		70	°C	

[†] These conditions are recommended at V_{CC} = 5 V, T_A = 25°C.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This rating applied at the Q output with preset held low and at the \overline{Q} output with clear held low.

3. Release time for low-level data is an interval between the release of low-level data and the positive-going edge of the clock pulse; this interval being sufficiently short to ensure recognition of the low-level data.

4. Setup time for high-level data is an interval between the arrival of the high-level data and the positive-going edge of the clock pulse; this interval being sufficiently long to ensure recognition of the high-level data.

3-420

3

TTL DEVICES

TYPES SN54104, SN54105, SN74104, SN74105 GATED J-K MASTER-SLAVE FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ER TEST CONDITIONS [†]		MIN TYP‡ MAX	UNIT
Voн		V _{CC} = MIN,	IOH = - 1 mA	2.4 2.7	V
VOL		V _{CC} = MIN,	IOL = 16 mA	0.2 0.4	V
Чн	PRE or CLR	V _{CC} = MAX,	Vi = 4.5 V	8 120	
	J or K			4 80	μΑ
	All other			2 40	1
	PRE or CLR		-3 -4.75		
կլ	J or K	V _{CC} = MAX,	V ₁ = 0.4 V	- 2.2 - 3.2] mA
	All other			- 1.1 - 1.6]
'cc	<i>'</i> 104	N - 5 M	· · · · · · · · · · · · · · · · · · ·	15 24	
	′105	V _{CC} = 5 V		17 28	mA

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type. ‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	ΜΙΝ ΤΥΡ	мах	UNIT
^t PLH	CLK		R_{L} = 400 Ω, C_{L} = 15 pF	9	15	ns
^t PHL	CER	4014		16	25	

NOTE 5: See General Information Section for load circuits and voltage waveforms.

3 TTL DEVICES