D2550, MARCH 1980-REVISED APRIL 1985



(TIM99630, TIM99631)

- Detects and Flags Dual-Bit Errors
- Fast Processing Times: Write Cycle: Generates Check Word in 45 ns Typical
 - Read Cycle: Flags Errors in 27 ns Typical
- Power Dissipation 600 mW Typical
- Choice of Output Configurations: 'LS630 . . . 3-State 'LS631 . . . Open-Collector

description

The 'LS630 and 'LS631 devices are 16-bit parallel error detection and correction circuits (EDACs) in 28-pin, 600-mil packages. They use a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.

CONTROL FUNCTION TABLE

Memory	Memory Control			D-+- 1/0		Error Flags		
Cycle	S1	S0		Data I/O	Check Word I/O	SEF	DEF	
WRITE	L	L	Generate Check Word	Input Data	Output Check Word	L	L	
READ	L	Н	Read Data & Check Word	Input Data	Input Check Word	L	L	
READ	Н	н	Latch & Flag Errors	Latch Data	Latch Check Word	Ena	bled	
PEAD	ш	· .	Correct Data Word &	Output Corrected Data	Output Sundrama Rite	En		
ncAU	READ H L		Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Enabled		

PRODUCTION DATA This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LS630, SN54LS631 ... JD PACKAGE SN74LS630, SN74LS631 ... JD OR N PACKAGE (TOP VIEW)



SN54LS630, SN54LS631 ... FK PACKAGE SN74LS630, SN74LS631 ... FN PACKAGE (TOP VIEW)





functional block diagram <u>5</u>1 sn <u>\$0</u> FUNCTION <u>50-s</u> SELECTOR 50-51 S 6 LATCH PARITY GENERATOR С CHECK BIT I/O **CB0 THRU CB5** 12 OE SEF FRROR BUFFF DETECTOR DFF OE 12 Т 16 LATCH С DATA BIT I/O DB0 THRU DB15 ERROR FRROR 16 16 BUFFER CORRECTOR DECODER 0E

ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	r Flags	Data Compation
16-Bit Data	6-Bit Checkword	SEF	DEF	Data Correction
0	0	L	L	Not Applicable
. 1	0	н	L	Correction
0	1	н	L	Correction
1	1	н	н	Interrupt
2	0	н	н '	Interrupt
0	2	н	H.	Interrupt

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

error detection and correction details

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.

Texas 🖑 Instruments	
POST OFFICE BOX 225012 • DALLAS, TEXAS 7526	55

TTL DEVICES

CHECKWORD							16-	BIT C	ΑΤΑ	WO	RD DF					
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	×	×		x	х				x	x	x			×		
CB1	×		x	×		×	×		×			x			x	
CB2		• ×	×		x	x		×		×			×			x
CB3	×	x	x				x	×			×	×	×			
CB4				×	×	×	×	×						x	×	x
CB5									x	x	x	x	x	x	x	x

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit check word. Any single error in the 6-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.

As the corrected word is made available on the data word I/O port, the check word I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

	ERROF	RSYNDRO	ME TABLE			
		S	YNDROME	ERROR	ODE	
ERROR LOCATION	CB0	CB1	CB2	CB3	CB4	CB5
DB0	L	L	н	L	н	н
DB1	L	н	L	L	н	н
DB2	ЦН	L	L	L	н	н
DB3	L	L	н	н	L	н
DB4	L	н	L	н	L	н
DB5	н	L	Ľ	н	L	н
DB6	н	L	• H	L	L	н
DB7	н	н	L	L	L	н
DB8	L	L	н	н	н	L
DB9	L	н	L	н	н	L
DB10	L	н	н	L	н	L
DB11	н	L	н	L	н	L
DB12	н	н	L	L	H	L
DB13	ί L	H	Н	н	L	Ĺ
DB14	н	L	н	н	L	L
DB15	н	н	L	н	Ĺ	L
CB0	Ĺ	н	Н	н	н	н
CB1	Н	L	н	н	н	н
CB2	н	н	L	н	н	н
CB3	Н	H.	н	L	H .	н
CB4	н	н	Н	Н	L	н
CB5	н	н	н	н	н	L
NO ERROR	н	н	н	н	· H	н

INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265 DEVICES

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				7 V
Input voltage: S0 and S1				7 V
CB and DB			· · · · · · · · · · · · · · · · · · ·	5.5 V
Off-state output voltage				5.5 V
Operating free-air temperature range:	SN54LS630, SN54LS631			₀ 125°C
	SN74LS630, SN74LS631		0°C1	to 70°C
Storage temperature range		• • • • • • • • • • • • •		• 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS630 SN54LS631			SN74LS630 SN74LS631			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
1		CB or DB, 'LS630 only			- 1			- 1	
	DEF or SEF			- 0.4			- 0.4		
VOH	High-level output voltage	CB or DB, 'LS631 only			5,5			5.5	V
1		CB or DB			12			,24	
IOL .	Low-level output current	DEF or SEF			4			8	mA
		CB or DB before S11 1	15			15			
t _{su} Setup time	Setup time	CB or DB before S11‡	45			45	`		ns
th	Hold time	CB or DB after S11	15			15			ns
TA	Operating free-air temperatur	e	- 55		125	0		70	°C

[†] This time guarantees the input data and checkword will be latched.
‡ This time guarantees the input data and checkword will be latched plus that no glitch will occur on SEF or DEF flags.

† The upward-pointing arrow indicates a transition from low to high.

5



TTL DEVICES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETERS			+	s	SN54LS630			SN74LS630			
	PARAMETERS		TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
∨ін	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7	F		0.8	V	
VIK	Input clamp voltage		V _{CC} = MIN,	lı = –18 mA			1.5			-1.5	V	
Ver		CB or DB	$V_{CC} = MIN,$	IOH = MAX	2.4	3.3		2.4	3.2		v	
∣∨он	High-level output voltage	DEF or SEF	$V_{IL} = V_{IL} min$	I _{OH} =400 μA	2.5	3.4		2.7	3.4		Ů	
	······································	CR or DR	Vee = MIN	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
Vo.	Low-level output voltage	CBOIDB	$V_{\rm CC} = 2 V$	IOL = 24 mA					0.35	0.5		
I VOL	VOL Low-level output voltage	DEE or SEE	$V_{\rm H} = V_{\rm M}$ max	IOL = 4 mA		0.25	0.4		0.25	0.4	ľ	
1				IOL = 8 mA					0.35	0.5		
Іогн	Off-state output current,	CB or DB	V _{CC} = MAX,	V ₀ = 2.7 V,			20			20	μA	
L	high-level voltage applied	· · · · · · · · · · · · · · · · · · ·	SO and S1 at 2 V	· · · · · · · · · · · · · · · · · · ·	ļ			L				
loz∟	Off-state output current, low-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V _O = 0.4 V,			-200			-200	μA	
1.	Input current at maximum	CB or DB	V _{CC} = MAX,	Vj = 5.5 V			0.1			0.1		
] "	input voltage	S0 or S1	V1H = 4.5 V	V ₁ = 7 V			0.1			0.1		
Чн	High-level input current		V _{CC} = MAX,	VI = 2.7 V			20			20	μA	
11	Low-level input current		V _{CC} = MAX,	VI = 0.4 V			-0.2			-0.2	mA	
1008	Short-circuit output	CB or DB			30		-130	-30		-130	mA	
102.8	current	DEF or SEF			-20		100	-20		-100		
lcc	Supply current		V _{CC} = MAX, S0 a All CB and DB pi DEF and SEF op	and S1 at 4.5 V, ns grounded, en		143	230		143	230	mA	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PABAMETER		TEST CON		S	N54LS	531	S				
			TESTCON	DITIONS	MIN	TYP‡	MAX	MIN	түр‡	MAX	וואטן
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			·····			0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	lı = –18 mA			-1.5			1.5	V
Vон	High-level output voltage	DEF or SEF	V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -400 μA, VIL = VIL max	2.5	3.4		2.7	3.4		v
¹ ОН	High-level output current	CB or DB	V _{CC} ⇒ MIN, V _{IH} = 2 V,	V _{OH} = 5.5 V, V _{IL} = V _{IL} max			100		· .	100	μA
		CB or DB	Vee = MIN	IOL = 12 mA		0.25	0.4		0.25	0.4	·
Voi			$V_{\rm IH} = 2 V,$	10L = 24 mA					0.35	0.5	
	Lowvever output voltage	DEE or SEE		I _{OL} = 4 mA		0.25	0.4	•	0.25	0.4] `
		DEP 013EF		I _{OL} = 8 mA					0.35	0.5]
1.	Input current at	CB or DB	V _{CC} = MAX,	V _I = 5.5 V			0.1			0.1、	
	maximum input voltage	S0 or S1	VIH = 4.5 V	V ₁ = 7 V			0.1			0.1	
Чн	High-level input current		V _{CC} = MAX	VI = 2.7 V			20			20	μA
ЧL	Low-level input current		V _{CC} = MAX,	VI = 0.4 V			-0.2			-0.2	mA
los§	Short-circuit output current	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX, S0 ar All CB and DB grou SEF and DEF oper	nd S1. at 4.5 V, unded, n		113	180		113	180	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

• § Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.





switching characteristics, V_{CC} = 5 V, T_A = 25° C, C_L = 45 pF

DADAMETED	FROM	то					
	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output	au م	CP	S0 at 0 V, S1 at 0 V,		31	65	ns
tPHL Propagation delay time, high-to-low-level output	00	CB	R_{L} = 667 Ω , See Figure 1		45	65	ns
to use Bropagation delay time low to high level output*		DEF	S0 at 3 V, R _L ≃ 2 kΩ,		27	40	
	SIT	SEF	See Figure 1		20	30	115
to Output anable time to high lovel#	\$0↓	CB, DB	S1 at 3 V, $R_{L} = 667 \Omega$,		24	40	
			See Figure 2			40	115
	501		S1 at 3 V, $R_L = 667 \Omega$,			45	
	201	CB, DB	See Figure 1		30	45	ns
			S1 at 3 V, $R_L = 667 \Omega$,		40		
tPHZ Output disable time from high level	SUT		See Figure 2	43		05	ns
	CO.4		S1 at 3 V, $R_L = 667 \Omega$,				
TPLZ Output disable time from low level		CB, DB	See Figure 1		31	65	ns

.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, C_L = 45 pF, see Figure 1

DADAMETED		то	TEST CO	NDITIONS				
PARAMETER	(INPUT)	(OUTPUT)	1531 CO	TEST CONDITIONS			MAX	UNIT
tPLH Propagation delay time, low-to-high level output		CD.	S0 at 0 V,	S1 at OV,		38	55	ns
tPHL Propagation delay time, high-to-low-level output [◊]			RL = 667 Ω		45	65	ns	
	S1+	DEF	50 at 2 V	$B_{1} = 2kO$		27	40	ns
tPLH Propagation delay time, low-to-high-level output	311	SEF	50 at 5 V,	nL - 2 K32		20	30	ns
tPHL Propagation delay time, high-to-low-level output#	S0‡	CB, DB	S1 at 3 V,	RL = 667 kΩ	[28	45	ns
tPLH Propagation delay time, low-to-high-level output	SOT	CB, DB	S1 at 3 V,	RL = 667 kΩ		33	50	ns

 $^{\Diamond}$ These parameters describe the time intervals taken to generate the check word during the memory write cycle.

 * These parameters describe the time intervals taken to flag errors during the memory read cycle.

[#]These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.

These parameters describe the time intervals taken to disable the CB and DB buses in preparation for a new data word during the memory read cycle.

PARAMETER MEASUREMENT INFORMATION

TL DEVICES



FIGURE 1-OUTPUT LOAD CIRCUIT

FIGURE 2-OUTPUT LOAD CIRCUIT



3-1218

typical operating sequences



READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS

[†] NOTE: There are two conditions specified for t_{su} of Data or Checkword before S1[†] See recommended operating conditions for details.



3-1219