



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

## 8185/8185-2 1024 x 8-BIT STATIC RAM FOR MCS-85™


- Multiplexed Address and Data Bus
- Directly Compatible with 8085A and 8088 Microprocessors
- Low Operating Power Dissipation
- Low Standby Power Dissipation
- Single +5V Supply
- High Density 18-Pin Package

The Intel® 8185 is an 8192-bit static random access memory (RAM) organized as 1024 words by 8-bits using N-channel Silicon-Gate MOS technology. The multiplexed address and data bus allows the 8185 to interface directly to the 8085A and 8088 microprocessors to provide a maximum level of system integration.

The low standby power dissipation minimizes system power requirements when the 8185 is disabled.

The 8185-2 is a high-speed selected version of the 8185 that is compatible with the 5 MHz 8085A-2 and the full speed 5 MHz 8088.


### PIN CONFIGURATION



### PIN NAMES

AD <sub>0</sub> -AD <sub>7</sub>	ADDRESS/DATA LINES
A <sub>8</sub> , A <sub>9</sub>	ADDRESS LINES
CS	CHIP SELECT
CE <sub>1</sub>	CHIP ENABLE (IO/M)
CE <sub>2</sub>	CHIP ENABLE
ALE	ADDRESS LATCH ENABLE
RD	READ ENABLE
WR	WRITE ENABLE

### BLOCK DIAGRAM



PRELIMINARY  
Notice: This is not a final specification. Some parametric limits are subject to change.

### OPERATIONAL DESCRIPTION

The 8185 has been designed to provide for direct interface to the multiplexed bus structure and bus timing of the 8085A microprocessor.

At the beginning of an 8185 memory access cycle, the 8-bit address on AD<sub>0-7</sub>, A<sub>8</sub> and A<sub>9</sub>, and the status of  $\overline{CE}_1$  and CE<sub>2</sub> are all latched internally in the 8185 by the falling edge of ALE. If the latched status of both  $\overline{CE}_1$  and CE<sub>2</sub> are active, the 8185 powers itself up, but no action occurs until the  $\overline{CS}$  line goes low and the appropriate  $\overline{RD}$  or  $\overline{WR}$  control signal input is activated.

The  $\overline{CS}$  input is not latched by the 8185 in order to allow the maximum amount of time for address decoding in selecting the 8185 chip. Maximum power consumption savings will occur, however, only when  $\overline{CE}_1$  and CE<sub>2</sub> are activated selectively to power down the 8185 when it is not in use. A possible connection would be to wire the 8085A's IO/M line to the 8185's  $\overline{CE}_1$  input, thereby keeping the 8185 powered down during I/O and interrupt cycles.

**TABLE 1.  
TRUTH TABLE FOR  
POWER DOWN AND FUNCTION ENABLE**

$\overline{CE}_1$	CE <sub>2</sub>	$\overline{CS}$	(CS*) <sup>[2]</sup>	8185 Status
1	X	X	0	Power Down and Function Disable <sup>[1]</sup>
X	0	X	0	Power Down and Function Disable <sup>[1]</sup>
0	1	1	0	Powered Up and Function Disable <sup>[1]</sup>
0	1	0	1	Powered Up and Enabled

Notes:

X: Don't Care.

1: Function Disable implies Data Bus in high impedance state and not writing.

2: CS\* = ( $\overline{CE}_1 = 0$ ) • (CE<sub>2</sub> = 1) • ( $\overline{CS} = 0$ )


CS\* = 1 signifies all chip enables and chip select active

**TABLE 2.  
TRUTH TABLE FOR  
CONTROL AND DATA BUS PIN STATUS**

(CS*)	$\overline{RD}$	$\overline{WR}$	AD <sub>0-7</sub> During Data Portion of Cycle	8185 Function
0	X	X	Hi-Impedance	No Function
1	0	1	Data from Memory	Read
1	1	0	Data to Memory	Write
1	1	1	Hi-Impedance	Reading, but not Driving Data Bus

Note:

X: Don't Care.



**Figure 1. 8185 in an MCS-85 System.**

- 4 Chips:
- 2K Bytes ROM
- 1.25K Bytes RAM
- 38 I/O Lines
- 1 Counter/Timer
- 2 Serial I/O Lines
- 5 Interrupt Inputs

**PRELIMINARY**  
 Notice: This is not a final specification. Some parameters limits are subject to change.

**8088 FIVE CHIP SYSTEM**

Figure 2 shows a five chip system containing:

- 1.25 K Bytes RAM
- 2 K Bytes ROM
- 38 I/O Pins
- 1 Interval Timer
- 2 Interrupt Levels




Figure 2. 8088 Five Chip System Configuration.

PRELIMINARY

Notice: This is not a final product. Some parameters may be subject to change.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	0°C to +70°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin	
with Respect to Ground .....	-0.5V to +7V
Power Dissipation .....	1.5W

\*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS** (TA = 0°C to 70°C; VCC = 5V ± 5%)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	VCC+0.5	V	
VOL	Output Low Voltage		0.45	V	IOL = 2mA
VOH	Output High Voltage	2.4			IOH = 400µA
IIL	Input Leakage		±10	µA	VIN = VCC to 0V
ILO	Output Leakage Current		±10	µA	0.45V ≤ VOUT ≤ VCC
ICC	VCC Supply Current Powered Up		100	mA	
			25	mA	
	Powered Down				


**A.C. CHARACTERISTICS** (TA = 0°C to 70°C; VCC = 5V ± 5%)

Symbol	Parameter [1]	8185 Preliminary		8185-2 Preliminary		Units
		Min.	Max.	Min.	Max.	
tAL	Address to Latch Set Up Time	50		30		ns
tLA	Address Hold Time After Latch	80		30		ns
tLC	Latch to READ/WRITE Control	100		40		ns
tRD	Valid Data Out Delay from READ Control		170		140	ns
tLD	ALE to Data Out Valid		300		200	ns
tLL	Latch Enable Width	100		70		ns
tRDF	Data Bus Float After READ	0	100	0	80	ns
tCL	READ/WRITE Control to Latch Enable	20		10		ns
tCC	READ/WRITE Control Width	250		200		ns
tdW	Data In to WRITE Set Up Time	150		150		ns
tWD	Data In Hold Time After WRITE	20		20		ns
tSC	Chip Select Set Up to Control Line	10		10		ns
tCS	Chip Select Hold Time After Control	10		10		ns
tALCE	Chip Enable Set Up to ALE Falling	30		10		ns
tLACE	Chip Enable Hold Time After ALE	50		30		ns

Notes:

1. All AC parameters are referenced at
  - a) 2.4V and .45V for inputs
  - b) 2.0V and .8V for outputs.

**Input Waveform for A.C. Tests:**



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 3. 8185 Timing.