


Notice: This is not a lines specification some

8282/8283 OCTAL LATCH

- Fully Parallel 8-Bit Data Register and Buffer
- 3-State Outputs
- Transparent during Active Strobe
- Supports 8080, 8085, 8048, and 8086Systems
- High Output Drive Capability for Driving System Data Bus
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8282 and 8283 are 8-bit bipolar latches with 3-state output buffers. They can be used to implement latches, buffers, or multiplexers. The 8283 inverts the input data at its outputs while the 8282 does not. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with these devices.



PIN DEFINITIONS

FIN DEFINITIONS					
Pin	Description				
STB	STROBE (Input). STB is an input control pulse used to strobe data at the data input pins (A_0-A_7) into the data latches. This signal is active HIGH to admit input data. The data is latched at the HIGH to LOW transition of STB.				
ŌĒ	OUTPUT ENABLE (Input). \overline{OE} is an input control signal which when active LOW enables the contents of the data latches onto the data output pin (B ₀ -B ₇). OE being inactive HIGH forces the output buffers to their high impedance state.				
DI ₀ -DI ₇	DATA INPUT PINS (Input). Data presented at these pins satisfying setup time requirements when STB is strobed and latched into the data input latches.				

(8283) (8282) data onto the data output pins.
102037 (0202) data untu tile data untuti binis. Sie

OPERATIONAL DESCRIPTION

The 8282 and 8283 octal latches are 8-bit latches with 3-state output buffers. Data having satisfied the setup time requirements is latched into the data latches by strobing the STB line HIGH to LOW. Holding the STB line in its active HIGH state makes the latches appear transparent. Data is presented to the data output pins by activating the $\overline{\text{OE}}$ input line. When $\overline{\text{OE}}$ is inactive HIGH the output buffers are in their high impedance state. Enabling or disabling the output buffers will not cause negative-going transients to appear on the data output bus.

D.C. AND OPERATING CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

remperature under bias	
Storage Temperature	- 65°C to + 150°C
All Output and Supply Voltages	– 0.5V to + 7V
All Input Voltages	1.0V to + 5.5V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR 8282/8283

Conditions: $V_{CC} = 5V \pm 5\%$, $T_A = 0$ °C to 70°C

Tommoreture Unider Dies

Symbol	Parameter	Min	Max	Units	Test Conditions
V _C	Input Clamp Voltage		-1	٧	$I_C = -5 \text{ mA}$
Icc	Power Supply Current		160	mA	
I _F	Forward Input Current		- 0.2	mA	$V_F = 0.45V$
I _R	Reverse Input Current		50	μΑ	$V_{R} = 5.25V$
V _{OL}	Output Low Voltage		0.50	V	I _{OL} = 32 mA
V _{OH}	Output High Voltage	2.4		٧	$I_{OH} = -5 \text{ mA}$
I _{OFF}	Output Off Current		± 50	μΑ	$V_{OFF} = 0.45 \text{ to } 5.25 \text{V}$
V _{IL}	Input Low Voltage		0.8	٧	V _{CC} = 5.0V See Note
V _{IH}	Input High Voltage	2.0		٧	V _{CC} = 5.0V See Note
C _{IN}	Input Capacitance	:	12	pF	F = 1 MHz $V_{BIAS} = 2.5V, V_{CC} = 5V$ $T_A = 25 ^{\circ}C$


Notes: 1. Output Loading $I_{OL} = 32$ mA, $I_{OH} = -5$ mA, $C_L = 300$ pF

A.C. CHARACTERISTICS FOR 8282/8283

Conditions: V	ACTERISTICS FOR 8282/8 CC = 5V ± 5%, T _A = 0°C to 70°C uts — I _{OL} = 32 mA, I _{OH} = -5 m	A Condition of a line of a			
Symbol	Parameter	Min	Max	Units	Test Conditions
TIVOV	Input to Output Delay —Inverting —Non-Inverting		25 35	ns ns	(See Note 1)
TSHOV	STB to Output Delay —Inverting —Non-Inverting		45 55	ns ns	
TEHOZ	Output Disable Time		25	ns	
TELOV	Output Enable Time	10	50	ns	
TIVSL	Input to STB Setup Time	0		ns	
TSLIX	Input to STB Hold Time	25		ns	
TSHSL	STB High Time	15		ns	


NOTE: 1. See waveforms and test load circuit on following page.


8282/8283 TIMING



NOTE: 1.8283 ONLY — OUTPUT MAY BE MOMENTARILY INVALID FOLLOWING THE HIGH GOING STB TRANSITION. 2. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED

OUTPUT DELAY VS. CAPACITANCE





OUTPUT TEST LOAD CIRCUITS

